

Triple-Channel Digital Isolators

ADuM1310/ADuM1311

FEATURES

Low power operation

5 V operation

1.7 mA per channel max @ 0 Mbps to 2 Mbps 4.0 mA per channel max @ 2 Mbps to 10 Mbps

3 V operation

1.0 mA per channel max @ 0 Mbps to 2 Mbps

2.1 mA per channel max @ 2 Mbps to 10 Mbps

Bidirectional communication

3 V/5 V level translation

Schmitt trigger inputs

High temperature operation: 105°C

Up to 10 Mbps data rate (NRZ)

Programmable default output state

High common-mode transient immunity: >25 kV/µs

16-lead Pb-free SOIC wide body package

8.1 mm external creepage

Safety and regulatory approvals

UL recognition: 2500 V rms for 1 minute per UL 1577

CSA Component Acceptance Notice #5A

VDE certificate of conformity

DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01

DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000

V_{IORM} = 560 V peak working voltage

APPLICATIONS

General-purpose multichannel isolation
SPI® interface/data converter isolation
RS-232/RS-422/RS-485 transceiver
Industrial field bus isolation

GENERAL DESCRIPTION

The ADuM131x¹ are 3-channel digital isolators based on Analog Devices, Inc. *i*Coupler® technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, maximum operating temperature, and lifetime effects are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discrete components is eliminated with these *i*Coupler products. Furthermore, *i*Coupler devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates. The *i*Coupler also offers higher

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADuM1310




Figure 2. ADuM1311

channel densities and more options for channel directionality.

The ADuM131x isolators provide three independent isolation channels in a variety of channel configurations and data rates up to 10 Mbps (see the Ordering Guide). All models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. All products allow the user to predetermine the default output state in the absence of input $V_{\rm DD1}$ power with a simple control pin. Unlike other optocoupler alternatives, the ADuM131x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

¹ Protected by U.S. Patents 5,952,849; 6,873,065; and 7,075 329. Other patents pending.

| TABLE OF CONTENTS | |
|--|--|
| Features1 | Recommended Operating Conditions1 |
| Applications1 | Absolute Maximum Ratings 1 |
| Functional Block Diagrams | ESD Caution1 |
| General Description | Pin Configurations and Function Descriptions |
| Revision History | Typical Performance Characteristics |
| Specifications | Application Information1 |
| Electrical Characteristics—5 V Operation | PC Board Layout |
| Electrical Characteristics—3 V Operation | Propagation Delay Related Parameters1 |
| Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V | DC Correctness and Magnetic Field Immunity 1 |
| Operation | Power Consumption19 |
| Package Characteristics | Outline Dimensions |
| Regulatory Information10 | Ordering Guide20 |
| Insulation and Safety-Related Specifications | |
| DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation | |
| Characteristics | |
| REVISION HISTORY | |
| 1/07—Rev. E to Rev. F | 3/06—Rev. C to Rev. D |
| Added ADuM1311Universal | Added Note 1 and Changes to Figure 2 |
| Changes to Typical Performance Characteristics | Changes to Absolute Maximum Ratings 1 |
| Changes to Ordering Guide | 11/05—Rev. SpB to Rev. C |
| 10/06—Rev. D to Rev. E | 5/05—Rev. SpA to Rev. SpB |
| Removed ADuM1410 | Changes to Table 6 |
| Updated Format | 10/04—Data Sheet Changed from Rev. Sp0 to Rev. SpA |
| Change to Figure 3 | Changes to Table 5 |
| Changes to Table 10 | 6/04—Revision Sp0: Initial Version |
| Updated Outline Dimensions | o, ot—Revision Spo. initial version |
| or march common principlosis manners and the common section of the | |

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V OPERATION¹

 $4.5~V \le V_{DD1} \le 5.5~V$, $4.5~V \le V_{DD2} \le 5.5~V$; all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $T_A = 25$ °C, $V_{DD1} = V_{DD2} = 5~V$.

Table 1.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|--|---|-------|------|-------|--|
| DC SPECIFICATIONS | | | | | | |
| ADuM1310, Total Supply Current, Three Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (Q)} | | 2.4 | 3.2 | mA | DC to 1 MHz logic signal frequency |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | 1.2 | 1.6 | mA | DC to 1 MHz logic signal frequency |
| 10 Mbps (BRW Grade Only) | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (10)} | | 6.6 | 9.0 | mA | 5 MHz logic signal frequency |
| V _{DD2} Supply Current | I _{DD2 (10)} | | 2.1 | 3.0 | mA | 5 MHz logic signal frequency |
| ADuM1311, Total Supply Current, Three Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (Q)} | | 2.2 | 2.8 | mA | DC to 1 MHz logic signal frequency |
| V _{DD2} Supply Current 10 Mbps (BRW Grade Only) | I _{DD2} (Q) | | 1.8 | 2.4 | mA | DC to 1 MHz logic signal frequency |
| V _{DD1} Supply Current | I _{DD1 (10)} | | 4.5 | 5.7 | mA | 5 MHz logic signal frequency |
| V _{DD2} Supply Current | I _{DD2 (10)} | | 3.5 | 4.3 | mA | 5 MHz logic signal frequency |
| For All Models | | | | | | |
| Input Currents | I _{IA} , I _{IB} , I _{IC} , I _{CTRL1} , I _{CTRL2} , I _{DISABLE} | -10 | +0.01 | +10 | μΑ | $\begin{split} 0 &\leq V_{IA}, V_{IB}, V_{IC} \leq V_{DD1} \text{ or } V_{DD2}, \\ 0 &\leq V_{CTRL1}, V_{CTRL2} \leq V_{DD1} \text{ or } V_{DD2}, \\ 0 &\leq V_{DISABLE} \leq V_{DD1} \end{split}$ |
| Logic High Input Threshold | V _{IH} | 2.0 | | | V | |
| Logic Low Input Threshold | V _{IL} | | | 0.8 | V | |
| Logic High Output Voltages | V _{OAH} , V _{OBH} , | V _{DD1} , V _{DD2} – 0.1 | 5.0 | | V | $I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$ |
| | V _{OCH} | $V_{DD1}, V_{DD2} - 0.4$ | 4.8 | | V | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | Voal, Vobl, Vocl | | 0.0 | 0.1 | V | $I_{Ox} = 20 \mu A$, $V_{Ix} = V_{IxL}$ |
| | | | 0.2 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| SWITCHING SPECIFICATIONS | | | | | | |
| ADuM131xARW | | | | | | |
| Minimum Pulse Width ³ | PW | | | 1000 | ns | $C_L = 15$ pF, CMOS signal levels |
| Maximum Data Rate ⁴ | | 1 | | | Mbps | $C_L = 15$ pF, CMOS signal levels |
| Propagation Delay⁵ | t _{PHL} , t _{PLH} | 20 | | 100 | ns | $C_L = 15$ pF, CMOS signal levels |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | | 40 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 50 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Channel-to-Channel Matching ⁷ | t _{PSKCD/OD} | | | 50 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| ADuM131xBRW | | | | | | |
| Minimum Pulse Width ³ | PW | | | 100 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Maximum Data Rate ⁴ | | 10 | | | Mbps | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Propagation Delay⁵ | t _{PHL} , t _{PLH} | 20 | 30 | 50 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | | 5 | ns | $C_L = 15$ pF, CMOS signal levels |
| Change vs. Temperature | | | 5 | | ps/°C | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 30 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Channel-to-Channel Matching, Codirectional Channels ⁷ | t _{PSKCD} | | | 5 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Channel-to-Channel Matching, Opposing-Directional Channels | t _{PSKOD} | | | 6 | ns | C _L = 15 pF, CMOS signal levels |

Pov El Pago 3 of 20

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--|--------------------------------|-----|------|------|-------------|--|
| For All Models | | | | | | |
| Output Rise/Fall Time (10% to 90%) | t _R /t _F | | 2.5 | | ns | $C_L = 15$ pF, CMOS signal levels |
| Common-Mode Transient Immunity at Logic High Output ⁸ | СМн | 25 | 35 | | kV/μs | $V_{lx} = V_{DD1}/V_{DD2}$, $V_{CM} = 1000 \text{ V}$, transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic Low Output | CM _L | 25 | 35 | | kV/μs | $V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V |
| Refresh Rate | fr | | 1.2 | | Mbps | |
| Input Enable Time ⁹ | t _{ENABLE} | | | 2.0 | μs | V_{IA} , V_{IB} , $V_{IC} = 0$ V or V_{DD1} |
| Input Disable Time ⁹ | toisable | | | 5.0 | μs | V_{IA} , V_{IB} , $V_{IC} = 0$ V or V_{DD1} |
| Input Supply Current per Channel, Quiescent ¹⁰ | I _{DDI (Q)} | | 0.50 | 0.73 | mA | |
| Output Supply Current per Channel, Quiescent ¹⁰ | I _{DDO} (Q) | | 0.38 | 0.53 | mA | |
| Input Dynamic Supply Current per Channel 11 | I _{DDI (D)} | | 0.12 | | mA/ Mbps | |
| Output Dynamic Supply Current per Channel ¹¹ | I _{DDO (D)} | | 0.04 | | mA/ Mbps | |

¹ All voltages are relative to their respective ground.

² The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 12 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM1310/ADuM1311 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{Ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the V_{Ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{^8}$ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.8 \, V_{DD2}$. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 < 0.8 \, V$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Input enable time is the duration from when V_{DISABLE} is set low until the output states are guaranteed to match the input states in the absence of any input data logic transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the much shorter duration, as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when V_{DISABLE} is set high until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL₂ logic state (see Table 12).

¹⁰ IDDX(Q) is the quiescent current drawn from the corresponding supply by a single channel. To calculate the total quiescent current, an additional inaccessible channel in the same orientation as Channel A must be included to account for the total current consumed.

To Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—3 V OPERATION¹

 $2.7~V \le V_{DD1} \le 3.6~V$, $2.7~V \le V_{DD2} \le 3.6~V$; all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $T_A = 25$ °C, $V_{DD1} = V_{DD2} = 3.0~V$.

Table 2.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--|--|---|-------|------|-------|--|
| DC SPECIFICATIONS | | | | | | |
| ADuM1310, Total Supply Current, Three Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (Q)} | | 1.2 | 1.6 | mA | DC to 1 MHz logic signal frequency |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | 0.8 | 1.0 | mA | DC to 1 MHz logic signal frequency |
| 10 Mbps (BRW Grade Only) | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (10)} | | 3.4 | 4.9 | mA | 5 MHz logic signal frequency |
| V _{DD2} Supply Current | I _{DD2 (10)} | | 1.1 | 1.3 | mA | 5 MHz logic signal frequency |
| ADuM1311, Total Supply Current, Three Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (Q)} | | 1.0 | 1.6 | mA | DC to 1 MHz logic signal frequency |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | 0.9 | 1.4 | | DC to 1 MHz logic signal frequency |
| 10 Mbps (BRW Grade Only) | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (10)} | | 2.5 | 3.5 | mA | 5 MHz logic signal frequency |
| V _{DD2} Supply Current | I _{DD2 (10)} | | 1.9 | 2.6 | | 5 MHz logic signal frequency |
| For All Models | | | | | | |
| Input Currents | I _{IA} , I _{IB} , I _{IC} , I _{CTRL1} , I _{CTRL2} , I _{DISABLE} | -10 | +0.01 | +10 | μΑ | $0 \le V_{IA}$, V_{IB} , $V_{IC} \le V_{DD1}$ or V_{DD2} , $0 \le V_{CTRL1}$, $V_{CTRL2} \le V_{DD1}$ or V_{DD2} , $0 \le V_{DISABLE} \le V_{DD1}$ |
| Logic High Input Threshold | VIH | 1.6 | | | V | |
| Logic Low Input Threshold | V _{IL} | | | 0.4 | V | |
| Logic High Output Voltages | Voah, Vobh, Voch | $V_{DD1}, V_{DD2} - 0.1$ | 3.0 | | V | $I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$ |
| 3 3 . 3 | | V _{DD1} , V _{DD2} – 0.4 | 2.8 | | V | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | Voal, Vobl, Vocl | | 0.0 | 0.1 | V | $I_{Ox} = 20 \mu A$, $V_{Ix} = V_{IxL}$ |
| , , | | | 0.2 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| SWITCHING SPECIFICATIONS | | | | | | |
| ADuM131xARW | | | | | | |
| Minimum Pulse Width ³ | PW | | | 1000 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Maximum Data Rate⁴ | | 1 | | | Mbps | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Propagation Delay⁵ | t _{PHL} , t _{PLH} | 20 | | 100 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Pulse Width Distortion, tplh - tphl 5 | PWD | | | 40 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 50 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Channel-to-Channel Matching ⁷ | t _{PSKCD/OD} | | | 50 | ns | $C_L = 15$ pF, CMOS signal levels |
| ADuM131xBRW | | | | | | |
| Minimum Pulse Width ³ | PW | | | 100 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Maximum Data Rate⁴ | | 10 | | | Mbps | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Propagation Delay⁵ | t _{PHL} , t _{PLH} | 20 | 30 | 50 | ns | $C_L = 15$ pF, CMOS signal levels |
| Pulse Width Distortion, tplh - tphl 5 | PWD | | | 5 | ns | $C_L = 15$ pF, CMOS signal levels |
| Change vs. Temperature | | | 5 | | ps/°C | $C_L = 15$ pF, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 30 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Channel-to-Channel Matching, Codirectional Channels ⁷ | t _{PSKCD} | | | 5 | ns | C _L = 15 pF, CMOS signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ⁷ | t _{PSKOD} | | | 6 | ns | $C_L = 15$ pF, CMOS signal levels |

Pov El Pago 5 of 20

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--|--------------------------------|-----|------|------|-------------|--|
| For All Models | | | | | | |
| Output Rise/Fall Time (10% to 90%) | t _R /t _F | | 2.5 | | ns | $C_L = 15$ pF, CMOS signal levels |
| Common-Mode Transient Immunity at Logic High Output ⁸ | CM _H | 25 | 35 | | kV/μs | $V_{lx} = V_{DD1}/V_{DD2}$, $V_{CM} = 1000 \text{ V}$, transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic Low Output ⁸ | CM _L | 25 | 35 | | kV/μs | $V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V |
| Refresh Rate | fr | | 1.1 | | Mbps | |
| Input Enable Time ⁹ | t _{ENABLE} | | 2.0 | | μs | V_{IA} , V_{IB} , $V_{IC} = 0$ V or V_{DD1} |
| Input Disable Time ⁹ | t _{DISABLE} | | 5.0 | | μs | V_{IA} , V_{IB} , $V_{IC} = 0$ V or V_{DD1} |
| Input Supply Current per Channel, Quiescent 10 | I _{DDI} (Q) | | 0.25 | 0.38 | mA | |
| Output Supply Current per Channel, Quiescent ¹⁰ | I _{DDO} (Q) | | 0.19 | 0.33 | mA | |
| Input Dynamic Supply Current per Channel 11 | I _{DDI (D)} | | 0.07 | | mA/ Mbps | |
| Output Dynamic Supply Current per Channel ¹¹ | I _{DDO (D)} | | 0.02 | | mA/ Mbps | |

¹ All voltages are relative to their respective ground.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is quaranteed.

² The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 12 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM1310/ADuM1311 channel configurations.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{Ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the V_{Ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{^8}$ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.8 \text{ V}_{DD2}$. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 < 0.8 \text{ V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Input enable time is the duration from when V_{DISABLE} is set low until the output states are guaranteed to match the input states in the absence of any input data logic transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the much shorter duration, as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when V_{DISABLE} is set high until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL₂ logic state (See Table 12).

¹⁰ l_{DDx (Q)} is the quiescent current drawn from the corresponding supply by a single channel. To calculate the total quiescent current, an additional inaccessible channel in the same orientation as Channel A must be included to account for the total current consumed.

¹¹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION¹

5 V/3 V operation: $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$, $2.7 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$; 3 V/5 V operation: $2.7 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$, $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$; all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $T_A = 25^{\circ}\text{C}$; $V_{DD1} = 3.0 \text{ V}$, $V_{DD2} = 5 \text{ V}$ or $V_{DD1} = 5 \text{ V}$, $V_{DD2} = 3.0 \text{ V}$.

Table 3.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--|--|-----------------------------|--------------------------------------|-----|------|--|
| DC SPECIFICATIONS | | | | | | |
| ADuM1310, Total Supply Current, Three Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (Q)} | | | | | |
| 5 V/3 V Operation | | | 2.4 | 3.2 | mA | DC to 1 MHz logic signal frequency |
| 3 V/5 V Operation | | | 1.2 | 1.6 | mA | DC to 1 MHz logic signal frequency |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | | | | |
| 5 V/3 V Operation | | | 0.8 | 1.0 | mA | DC to 1 MHz logic signal frequency |
| 3 V/5 V Operation | | | 1.2 | 1.6 | mA | DC to 1 MHz logic signal frequency |
| 10 Mbps (BRW Grade Only) | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (10)} | | | | | |
| 5 V/3 V Operation | | | 6.5 | 8.2 | mA | 5 MHz logic signal frequency |
| 3 V/5 V Operation | | | 3.4 | 4.9 | mA | 5 MHz logic signal frequency |
| V _{DD2} Supply Current | I _{DD2 (10)} | | | | | |
| 5 V/3 V Operation | | | 1.1 | 1.3 | mA | 5 MHz logic signal frequency |
| 3 V/5 V Operation | | | 1.9 | 2.2 | mA | 5 MHz logic signal frequency |
| ADuM1311, Total Supply Current, Three Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (Q)} | | | | | |
| 5 V/3 V Operation | | | 2.2 | 2.8 | mA | DC to 1 MHz logic signal frequency |
| 3 V/5 V Operation | | | 1.0 | 1.6 | mA | DC to 1 MHz logic signal frequency |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | | | | |
| 5 V/3 V Operation | | | 0.9 | 1.4 | mA | DC to 1 MHz logic signal frequency |
| 3 V/5 V Operation | | | 1.8 | 2.4 | mA | DC to 1 MHz logic signal frequency |
| 10 Mbps (BRW Grade Only) | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (10)} | | | | | |
| 5 V/3 V Operation | | | 4.5 | 5.7 | mA | 5 MHz logic signal frequency |
| 3 V/5 V Operation | | | 2.5 | 3.5 | mA | 5 MHz logic signal frequency |
| V _{DD2} Supply Current | I _{DD2 (10)} | | | | | |
| 5 V/3 V Operation | | | 1.9 | 2.6 | mA | 5 MHz logic signal frequency |
| 3 V/5 V Operation | | | 3.5 | 4.3 | mA | 5 MHz logic signal frequency |
| For All Models | | | | | | |
| Input Currents | I _{IA} , I _{IB} , I _{IC} , I _{CTRL1} , | -10 | +0.01 | +10 | μΑ | $0 \le V_{IA}$, V_{IB} , $V_{IC} \le V_{DD1}$ or V_{DD2} , |
| | ICTRL2, IDISABLE | | | | | $0 \le V_{CTRL1}, V_{CTRL2} \le V_{DD1} \text{ or } V_{DD2},$ $0 \le V_{DISABLE} \le V_{DD1}$ |
| Logic High Input Threshold | V _{IH} | | | | | |
| $V_{DDx} = 5 \text{ V Operation}$ | | 2.0 | | | V | |
| $V_{DDx} = 3 \text{ V Operation}$ | | 1.6 | | | V | |
| Logic Low Input Threshold | V _{IL} | | | | | |
| $V_{DDx} = 5 \text{ V Operation}$ | | | | 8.0 | V | |
| $V_{DDx} = 3 \text{ V Operation}$ | | | | 0.4 | V | |
| Logic High Output Voltages | Voah, Vobh, Voch | V_{DD1} , $V_{DD2} - 0.1$ | $V_{\text{DD1}}, V_{\text{DD2}}$ | | V | $I_{Ox} = -20 \mu A$, $V_{Ix} = V_{IxH}$ |
| | | V_{DD1} , $V_{DD2} - 0.4$ | $V_{\text{DD1}}, V_{\text{DD2}}-0.2$ | | V | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | $V_{\text{OAL}}, V_{\text{OBL}}, V_{\text{OCL}}$ | | 0.0 | 0.1 | V | $I_{Ox}=20~\mu\text{A, }V_{lx}=V_{lxL}$ |
| | | | 0.2 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |

Pov El Pago 7 of 20

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--|-------------------------------------|-----|------|------|-------------|---|
| SWITCHING SPECIFICATIONS | | | | | | |
| ADuM131xARW | | | | | | |
| Minimum Pulse Width ³ | PW | | | 1000 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Maximum Data Rate ⁴ | | 1 | | | Mbps | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Propagation Delay ⁵ | t _{PHL} , t _{PLH} | 25 | | 100 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Pulse Width Distortion, tplh - tphl 5 | PWD | | | 40 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 50 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Channel-to-Channel Matching ⁷ | t _{PSKCD/OD} | | | 50 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| ADuM131xBRW | | | | | | |
| Minimum Pulse Width ³ | PW | | | 100 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Maximum Data Rate ⁴ | | 10 | | | Mbps | $C_L = 15$ pF, CMOS signal levels |
| Propagation Delay ⁵ | t _{PHL} , t _{PLH} | 20 | | 60 | ns | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| Pulse Width Distortion, t _{PLH} - t _{PHL} 5 | PWD | | | 5 | ns | $C_L = 15$ pF, CMOS signal levels |
| Change vs. Temperature | | | 5 | | ps/°C | $C_L = 15$ pF, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 30 | ns | $C_L = 15$ pF, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ⁷ | t _{PSKCD} | | | 5 | ns | C _L = 15 pF, CMOS signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ⁷ | t PSKOD | | | 6 | ns | C _L = 15 pF, CMOS signal levels |
| For All Models | | | | | | |
| Output Rise/Fall Time (10% to 90%) | t _R /t _F | | | | | $C_L = 15 \text{ pF, CMOS signal levels}$ |
| 5 V/3 V Operation | | | 2.5 | | ns | |
| 3 V/5 V Operation | | | 2.5 | | ns | |
| Common-Mode Transient Immunity at Logic High Output ⁸ | CM _H | 25 | 35 | | kV/μs | $V_{lx} = V_{DD1}/V_{DD2}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic Low Output ⁸ | CM _L | 25 | 35 | | kV/μs | $V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V |
| Refresh Rate | fr | | | | | |
| 5 V/3 V Operation | | | 1.2 | | Mbps | |
| 3 V/5 V Operation | | | 1.1 | | Mbps | |
| Input Enable Time ⁹ | t _{ENABLE} | | | 2.0 | μs | V_{IA} , V_{IB} , V_{IC} , $V_{ID} = 0$ V or V_{DD1} |
| Input Disable Time ⁹ | t _{DISABLE} | | | 5.0 | μs | V_{IA} , V_{IB} , V_{IC} , $V_{ID} = 0 \text{ V or } V_{DD1}$ |
| Input Supply Current per Channel, Quiescent 10 | | | | | | |
| $V_{DDx} = 5 \text{ V Operation}$ | I _{DDI (Q)} | | 0.50 | 0.73 | mA | |
| $V_{DDx} = 3 \text{ V Operation}$ | I _{DDI (Q)} | | 0.25 | 0.38 | mA | |
| Output Supply Current per Channel, Quiescent ¹⁰ | | | | | | |
| $V_{DDx} = 5 \text{ V Operation}$ | I _{DDO (Q)} | | 0.38 | 0.53 | mA | |
| $V_{DDx} = 3 V Operation$ | I _{DDO (Q)} | | 0.19 | 0.33 | mA | |
| Input Dynamic Supply Current per Channel ¹¹ | I _{DDI (D)} | | | | | |
| $V_{DDx} = 5 \text{ V Operation}$ | | | 0.12 | | mA/ Mbps | |
| $V_{DDx} = 3 \text{ V Operation}$ | | | 0.07 | | mA/ Mbps | |

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|----------------------|-----|------|-----|-------------|-----------------|
| Output Dynamic Supply Current per Channel | I _{DDI (D)} | | | | | |
| $V_{DDx} = 5 \text{ V Operation}$ | | | 0.04 | | mA/ Mbps | |
| $V_{DDx} = 3 \text{ V Operation}$ | | | 0.02 | | mA/ Mbps | |

¹ All voltages are relative to their respective ground.

Pov El Pago 0 of 20

² The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 12 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM1310/ADuM1311 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

 $^{^5}$ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{Ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the vising edge of the V_{Ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{^8}$ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.8 \, V_{DD2}$. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 < 0.8 \, V$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Input enable time is the duration from when V_{DISABLE} is set low until the output states are guaranteed to match the input states in the absence of any input data logic transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the much shorter duration, as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when V_{DISABLE} is set high until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL₂ logic state (See Table 12).

¹⁰ IDDX (Q) is the quiescent current drawn from the corresponding supply by a single channel. To calculate the total quiescent current, an additional inaccessible channel in the same orientation as Channel A must be included to account for the total current consumed.

¹¹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

PACKAGE CHARACTERISTICS

Table 4.

| Parameter | Symbol | Min Typ | Max | Unit | Test Conditions |
|--|------------------|------------------|-----|------|---|
| Resistance (Input-to-Output) ¹ | R _{I-O} | 10 ¹² | | Ω | |
| Capacitance (Input-to-Output) ¹ | C _{I-O} | 2.2 | | pF | f = 1 MHz |
| Input Capacitance ² | Cı | 4.0 | | pF | |
| IC Junction-to-Case Thermal Resistance | | | | | Thermocouple located at center of package underside |
| Side 1 | Өлсі | 33 | | °C/W | |
| Side 2 | θιςο | 28 | | °C/W | |

¹ Device considered a 2-terminal device; Pin 1, Pin 2, Pin 3, Pin 4, Pin 5, Pin 6, Pin 7, and Pin 8 shorted together and Pin 9, Pin 10, Pin 11, Pin 12, Pin 13, Pin 14, Pin 15, and Pin 16 shorted together.

REGULATORY INFORMATION

The ADuM131x have been approved by the organizations listed in Table 5.

Table 5.

| UL ¹ | CSA | VDE ² |
|--|--|---|
| Recognized under 1577 component recognition program | Approved under CSA Component Acceptance Notice #5A | Certified according to DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01 |
| Single/basic insulation, 2500 V rms isolation voltage | Reinforced insulation per CSA 60950-1- 03 and IEC 60950-1, 400 V rms maximum working voltage | Basic insulation, 560 V peak |
| | | Complies with DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01, DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000 |
| | | Reinforced insulation, 560 V peak |
| File E214100 | File 205078 | File 2471900-4880-0001 |

¹ In accordance with UL 1577, each ADuM131x is proof tested by applying an insulation test voltage ≥3000 V rms for 1 sec (current leakage detection limit = 5 μA).

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6

| Symbol | Value | Unit | Conditions |
|--------|------------------|---|--|
| | 2500 | V rms | 1 minute duration |
| L(I01) | 7.7 min | mm | Measured from input terminals to output terminals, shortest distance through air |
| L(I02) | 8.1 min | mm | Measured from input terminals to output terminals, shortest distance path along body |
| | 0.017 min | mm | Insulation distance through insulation |
| CTI | >175 | V | DIN IEC 112/VDE 0303 Part 1 |
| | Illa | | Material Group (DIN VDE 0110, 1/89, Table 1) |
| | L(I01) L(I02) | 2500 L(I01) 7.7 min L(I02) 8.1 min 0.017 min CTI >175 | 2500 V rms L(I01) 7.7 min mm L(I02) 8.1 min mm 0.017 min mm CTI >175 V |

² Input capacitance is from any input data pin to ground.

² In accordance with DIN EN 60747-5-2, each ADuM131x is proof tested by applying an insulation test voltage ≥1050 V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN EN 60747-5-2 approval.

DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS

The ADuM131x isolators are suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The * marking on packages denotes DIN EN 60747-5-2 approval.

Table 7.

| Description | Conditions | Symbol | Characteristic | Unit |
|--|--|-------------------|----------------|--------|
| Installation Classification per DIN VDE 0110 | | | | |
| For Rated Mains Voltage ≤ 150 V rms | | | I to IV | |
| For Rated Mains Voltage ≤ 300 V rms | | | l to III | |
| For Rated Mains Voltage ≤ 400 V rms | | | l to II | |
| Climatic Classification | | | 40/105/21 | |
| Pollution Degree (DIN VDE 0110, Table 1) | | | 2 | |
| Maximum Working Insulation Voltage | | V _{IORM} | 560 | V peak |
| Input-to-Output Test Voltage, Method B1 | $V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC | V _{PR} | 1050 | V peak |
| Input-to-Output Test Voltage, Method A | $V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC | V_{PR} | | |
| After Environmental Tests Subgroup 1 | | | 896 | V peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC | | 672 | V peak |
| Highest Allowable Overvoltage | Transient overvoltage, $t_{TR} = 10$ sec | V_{TR} | 4000 | V peak |
| Safety-Limiting Values | Maximum value allowed in the event of a failure; see Figure 5 | | | |
| Case Temperature | | Ts | 150 | °C |
| Side 1 Current | | I _{S1} | 265 | mA |
| Side 2 Current | | I _{S2} | 335 | mA |
| Insulation Resistance at T _S | $V_{10} = 500 \text{ V}$ | R_{S} | >109 | Ω |

RECOMMENDED OPERATING CONDITIONS

Table 8.

| Parameter | Symbol | Min | Max | Unit |
|----------------------------------|--------------------------------------|-----|------|------|
| Operating Temperature | T _A | -40 | +105 | °C |
| Supply Voltages ¹ | V _{DD1} , V _{DD 2} | 2.7 | 5.5 | V |
| Input Signal Rise and Fall Times | | | 1.0 | ms |

All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

Pov El Pago 11 of 20

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 9

| Table 7. | | | |
|---|---|--|--|
| Parameter | Rating | | |
| Storage Temperature (T _{ST}) | −65°C to +150°C | | |
| Ambient Operating Temperature (T_A) | -40°C to +105°C | | |
| Supply Voltages (V _{DD1} , V _{DD2}) ¹ | −0.5 V to +7.0 V | | |
| Input Voltage | $-0.5 \text{ V to V}_{DDI} + 0.5 \text{ V}$ | | |
| (VIA, VIB, VIC, VDISABLE, VCTRL1, VCTRL2) ^{1, 2} | | | |
| Output Voltage $(V_{OA}, V_{OB}, V_{OC})^{1,2}$ | $-0.5 \text{ V to V}_{DDO} + 0.5 \text{ V}$ | | |
| Average Output Current per Pin ³ | | | |
| Side 1 (I ₀₁) | −18 mA to +18 mA | | |
| Side 2 (I _{O2}) | -22 mA to +22 mA | | |
| Common-Mode Transients ⁴ | −100 kV/µs to +100 | | |
| | kV/μs | | |

¹ All voltages are relative to their respective ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION




ESD (electrostatic discharge) sensitive device.Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

³ See Figure 5 for maximum rated current values for various temperatures.

⁴ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Ratings may cause latch-up or permanent damage.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




*Pin 2 and Pin 8 are internally connected, and connecting both to ${\rm GND_1}$ is recommended. Pin 9 and Pin 15 are internally connected, and connecting both to ${\rm GND_2}$ is recommended.

Figure 3. ADuM1310 Pin Configuration

Table 10. ADuM1310 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|-------------------|---|
| 1 | V_{DD1} | Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. |
| 2 | GND ₁ | Ground 1. Ground reference for isolator Side 1. |
| 3 | VIA | Logic Input A. |
| 4 | V_{IB} | Logic Input B. |
| 5 | V _{IC} | Logic Input C. |
| 6 | NC | No Connection. |
| 7 | DISABLE | Input Disable. Disables the isolator inputs and halts the dc refresh circuits. Outputs take on the logic state determined by $CTRL_2$. |
| 8 | GND ₁ | Ground 1. Ground reference for isolator Side 1. |
| 9 | GND ₂ | Ground 2. Ground reference for isolator Side 2. |
| 10 | CTRL ₂ | Default Output Control. Controls the logic state the outputs take on when the input power is off. V_{OA} , V_{OB} , and V_{OC} outputs are high when CTRL ₂ is high or disconnected and V_{DD1} is off. V_{OA} , V_{OB} , and V_{OC} outputs are low when CTRL ₂ is low and V_{DD1} is off. When V_{DD1} power is on, this pin has no effect. |
| 11 | NC | No Connection. |
| 12 | Voc | Logic Output C. |
| 13 | V _{OB} | Logic Output B. |
| 14 | Voa | Logic Output A. |
| 15 | GND ₂ | Ground 2. Ground reference for isolator Side 2. |
| 16 | V_{DD2} | Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V. |

Pov. El Pago 13 of 20



*Pin 2 and Pin 8 are internally connected, and connecting both to ${\rm GND_1}$ is recommended. Pin 9 and Pin 15 are internally connected, and connecting both to ${\rm GND_2}$ is recommended.

Figure 4. ADuM1311 Pin Configuration

Table 11. ADuM1311 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|-------------------|---|
| 1 | V_{DD1} | Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. |
| 2 | GND ₁ | Ground 1. Ground reference for isolator Side 1. |
| 3 | VIA | Logic Input A. |
| 4 | V_{IB} | Logic Input B. |
| 5 | Voc | Logic Output C. |
| 6 | NC | No Connection. |
| 7 | CTRL₁ | Default Output Control. Controls the logic state the outputs take on when the input power is off. V_{OC} output is high when CTRL ₁ is high or disconnected and V_{DD2} is off. V_{OC} output is low when CTRL ₁ is low and V_{DD2} is off. When V_{DD2} power is on, this pin has no effect. |
| 8 | GND ₁ | Ground 1. Ground reference for isolator Side 1. |
| 9 | GND ₂ | Ground 2. Ground reference for isolator Side 2. |
| 10 | CTRL ₂ | Default Output Control. Controls the logic state the outputs take on when the input power is off. V_{OA} and V_{OB} outputs are high when CTRL ₂ is high or disconnected and V_{DD1} is off. V_{OA} and V_{OB} outputs are low when CTRL ₂ is low and V_{DD1} is off. When V_{DD1} power is on, this pin has no effect. |
| 11 | NC | No Connection. |
| 12 | V _{IC} | Logic Input C. |
| 13 | V _{OB} | Logic Output B. |
| 14 | Voa | Logic Output A. |
| 15 | GND ₂ | Ground 2. Ground reference for isolator Side 2. |
| 16 | V_{DD2} | Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V. |

Table 12. Truth Table (Positive Logic)

| V _{ix} Input ¹ | CTRL _x Input ² | V _{DISABLE} State ³ | V _{DDI} State ⁴ | V _{DDO} State ⁵ | V _{ox} Output | Notes |
|---------------------------------------|---|--|--|--|---------------------------|---|
| Н | Х | L or NC | Powered | Powered | Н | Normal operation, data is high. |
| L | Χ | L or NC | Powered | Powered | L | Normal operation, data is low. |
| Χ | H or NC | Н | X | Powered | Н | Inputs disabled. Outputs are in the default state as determined by CTRLx. |
| Χ | L | Н | X | Powered | L | Inputs disabled. Outputs are in the default state as determined by CTRLx. |
| X | H or NC | Х | Unpowered | Powered | Н | Input unpowered. Outputs are in the default state as determined by CTRL _x . Outputs return to input state within 1 μ s of V_{DDI} power restoration. See the pin function tables (Table 10 and Table 11) for more details. |
| X | L | Х | Unpowered | Powered | L | Input unpowered. Outputs are in the default state as determined by CTRL _x . Outputs return to input state within 1 μ s of V_{DDI} power restoration. See the pin function tables (Table 10 and Table 11) for more details. |
| X | Х | Х | Powered | Unpowered | Z | Output unpowered. Output pins are in high impedance state. Outputs return to input state within 1 μ s of V_{DDO} power restoration. See the pin function tables (Table 10 and Table 11) for more details. |

 $^{^1}$ V_{lx} and $V_{\rm Ox}$ refer to the input and output signals of a given channel (A, B, or C). 2 CTRL $_x$ refers to the default output control signal on the input side of a given channel (A, B, or C). 3 Available only on the ADuM1310. 4 $V_{\rm DDI}$ refers to the power supply on the input side of a given channel (A, B, or C). 5 $V_{\rm DDO}$ refers to the power supply on the output side of a given channel (A, B, or C).

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per DIN EN 60747-5-2




Figure 6. Typical Supply Current per Input Channel vs. Data Rate for 5 V and 3 V Operation




Figure 7. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 8. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 9. Typical ADuM1310 V_{DD1} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 10. Typical ADuM1310 V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 11. Typical ADuM1311 V_{DD1} Supply Current vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 12. Typical ADuM1311 V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation (No Output Load)

APPLICATION INFORMATION PC BOARD LAYOUT

The ADuM131x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 13). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for V_{DD1} and between Pin 15 and Pin 16 for V_{DD2} . The capacitor value should be between 0.01 µF and 0.1 µF. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should be considered, unless both of the ground pins on each package are connected together close to the package.





Figure 13. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the device's absolute maximum ratings, thereby leading to latch-up or permanent damage.

PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-tooutput propagation delay time for a high-to-low transition may differ from the propagation delay time of a low-to-high transition.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM131x component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM131x components operating under the same conditions.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than 2 µs, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than about 5 µs, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 12) by the watchdog timer circuit.

The magnetic field immunity of the ADuM131x is determined by the changing magnetic field, which induces a voltage in the transformer's receiving coil large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM131x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt)\sum_{n} \pi r_n^2; n = 1, 2, ..., N$$

where:

 β is magnetic flux density (gauss).

N is the number of turns in the receiving coil. r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM131x and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field at a given frequency can be calculated. The result is shown in Figure 15.




Figure 15. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from $>1.0~\rm V$ to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM131x transformers. Figure 16 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM131x is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted, one would have to place a 0.5 kA current 5 mm away from the ADuM131x to affect the component's operation.




Figure 16. Maximum Allowable Current

for Various Current-to-ADuM131x Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces can induce error voltages sufficient to trigger succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The supply current at a given channel of the ADuM131x isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)}$$

$$f \le 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$

$$f > 0.5 f_r$$

For each output channel, the supply current is given by

$$\begin{split} I_{DDO} &= I_{DDO\,(Q)} & f \leq 0.5\,f_r \\ I_{DDO} &= \left(I_{DDO\,(D)} + \left(0.5 \times 10^{-3}\right) \times C_L \times V_{DDO}\right) \times \left(2f - f_r\right) + I_{DDO\,(Q)} \\ & f > 0.5\,f_r \end{split}$$

where:

 $I_{DDI(D)}$, $I_{DDO(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).

 C_L is the output load capacitance (pF).

 V_{DDO} is the output supply voltage (V).


f is the input logic signal frequency (MHz); it is half of the input data rate expressed in units of Mbps.

 f_r is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$, $I_{DDO(Q)}$ are the specified input and output quiescent supply currents (mA).

To calculate the total $V_{\rm DD1}$ and $V_{\rm DD2}$ supply current, the supply currents for each input and output channel corresponding to $V_{\rm DD1}$ and $V_{\rm DD2}$ are calculated and totaled. The ADuM131x contains an internal data channel that is not available to the user. This channel is in the same orientation as Channel A and consumes quiescent current. The contribution of this channel must be included in the total quiescent current calculation for each supply. Figure 6 and Figure 7 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 8 provides per-channel supply current as a function of data rate for a 15 pF output condition. Figure 9 through Figure 12 provide total $V_{\rm DD1}$ and $V_{\rm DD2}$ supply current as a function of data rate for ADuM1310/ADuM1311 channel configurations.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 17. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16) Dimension shown in millimeters and (inches)

ORDERING GUIDE

| | Number of Inputs, | Number of Inputs, | | | Maximum Pulse Width | Temperature | | Package |
|------------------------------|-----------------------|-----------------------|--------|-----------------|------------------------|-----------------|--------------------------|---------|
| Model | V _{DD1} Side | V _{DD2} Side | (Mbps) | Delay, 5 V (ns) | Distortion (ns) | Range | Package Description | Option |
| ADuM1310ARWZ ¹ | 3 | 0 | 1 | 100 | 40 | −40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1310ARWZ-RL ¹ | 3 | 0 | 1 | 100 | 40 | −40°C to +105°C | 16-Lead SOIC_W, 13" Reel | RW-16 |
| ADuM1310BRWZ ¹ | 3 | 0 | 10 | 50 | 5 | −40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1310BRWZ-RL ¹ | 3 | 0 | 10 | 50 | 5 | −40°C to +105°C | 16-Lead SOIC_W, 13"Reel | RW-16 |
| ADuM1311ARWZ ¹ | 2 | 1 | 1 | 100 | 40 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1311ARWZ-RL ¹ | 2 | 1 | 1 | 100 | 40 | −40°C to +105°C | 16-Lead SOIC_W, 13" Reel | RW-16 |
| ADuM1311BRWZ ¹ | 2 | 1 | 10 | 50 | 5 | −40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1311BRWZ-RL ¹ | 2 | 1 | 10 | 50 | 5 | −40°C to +105°C | 16-Lead SOIC_W, 13"Reel | RW-16 |

¹ Z = Pb-free part.

