

Isolated Sigma-Delta Modulator

Preliminary Technical Data

AD7400A

FEATURES

10 MHz clock rate
Second-order modulator
16 bits no missing codes
±2 LSB INL typical at 16 bits
3.5 µV/°C maximum offset drift
On-board digital isolator
On-board reference

Low power operation: 18 mA maximum at 5.25 V

-40°C to +125°C operating range 16-lead SOIC, 8-lead gull-wing surface mount DIP packages

AD7401A, external clock version

Safety and regulatory approvals

UL recognition

3750 V rms for 1 minute per UL 1577

CSA Component Acceptance Notice #5A

VDE Certificate of Conformity

DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01

DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000

 $V_{IORM} = 891 V peak$

GENERAL DESCRIPTION

The AD7400A¹ is a second-order, Σ - Δ modulator that converts an analog input signal into a high speed, 1-bit data stream with on-chip digital isolation based on Analog Devices, Inc. iCoupler* technology. The AD7400A operates from a 5 V power supply and accepts a differential input signal of ± 200 mV (± 320 mV full scale). The analog input is continuously sampled by the analog modulator, eliminating the need for external sample-and-hold circuitry. The input information is contained in the output stream as a density of ones with a data rate of 10 MHz. The original information can be reconstructed with an appropriate digital filter. The serial I/O can use a 5 V or a 3 V supply (V_{DD2}).

The serial interface is digitally isolated. High speed CMOS, combined with monolithic air core transformer technology, means the on-chip isolation provides outstanding performance characteristics superior to alternatives such as optocoupler devices. The part contains an on-chip reference. The AD7400A is offered in a 16-lead SOIC and 8-lead gull-wing surface mount DIP and has an operating temperature range of -40°C to +125°C.

APPLICATIONS

AC motor controls

Data acquisition systems

A/D + opto-isolator replacements

FUNCTIONAL BLOCK DIAGRAM




Figure 1

Protected by U.S. Patents 5,952,849; 6,873,065; and 7,075,329. Other patents pending.

Preliminary Technical Data

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Timing Specifications	4
Insulation and Safety-Related Specifications	5
Regulatory Information	5
DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation Characteristics	6
Absolute Maximum Ratings	7
ESD Caution	7
Pin Configuration and Function Descriptions	8

Typical remorniance Charact	E118t1C8
Terminology	
Theory of Operation	
Circuit Information	
Analog Input	
Differential Inputs	
Digital Filter	14
Application Information	
Grounding and Layout	
Evaluating the AD7400A P	erformance1
Insulation Lifetime	1
Outline Dimensions	18
Ordering Guide	Frror! Bookmark not defined

REVISION HISTORY

SPECIFICATIONS

 $V_{\rm DD1} = 4.5 \text{ V}$ to 5.25 V, $V_{\rm DD2} = 3 \text{ V}$ to 5.5 V, $V_{\rm IN} + = -200 \text{ V}$ to +200 mV, and $V_{\rm IN} - = 0 \text{ V}$ (single-ended); $T_{\rm A} = T_{\rm MIN}$ to $T_{\rm MAX}$, $f_{MCLK} = 10 \text{ MHz}$, tested with Sinc³ filter, 256 decimation rate, as defined by Verilog code, unless otherwise noted.¹

Table 1.

Parameter	Y Version ^{1, 2}	Unit	Test Conditions/Comments
STATIC PERFORMANCE			
Resolution	16	Bits min	Filter output truncated to 16 bits
Integral Nonlinearity ³	±15	LSB max	−40°C to +85°C; ±2 LSB typical
	±25	LSB max	>85°C to 105°C
Differential Nonlinearity ³	±0.9	LSB max	Guaranteed no missing codes to 16 bits
Offset Error ³	±0.5	mV max	
	±50	μV typ	T _A = 25°C
Offset Drift vs. Temperature ³	3.5	μV/°C max	−40°C to +105°C
	1	μV/°C typ	
Offset Drift vs. V _{DD1}	120	μV/V typ	
Gain Error ³	±1	mV max	
Gain Error Drift vs. Temperature ³	23	μV/°C typ	-40°C to +105°C
Gain Error Drift vs. V _{DD1} 3	110	μV/V typ	
ANALOG INPUT			
Input Voltage Range	±200	mV min/mV max	For specified performance; full range ±320 mV
Dynamic Input Current	±7	μA max	V_{IN} = 400 mV, V_{IN} = 0 V
,	±0.5	μA typ	$V_{IN} + = V_{IN} - = 0 V$
Input Capacitance	10	pF typ	
DYNAMIC SPECIFICATIONS			V _{IN} + = 35 Hz, 400 mV p-p sine
Signal-to-(Noise + Distortion) Ratio (SINAD) ³	70	dB min	-40°C to +85°C
•	65	dB min	>85°C to 105°C
	79	dB typ	
Signal-to-Noise Ratio (SNR) ³	71	dB min	-40°C to +105°C
Total Harmonic Distortion (THD) ³	-88	dB typ	
Peak Harmonic or Spurious Noise (SFDR) ³	-88	dB typ	
Effective Number of Bits (ENOB) ³	11.5	Bits	
Isolation Transient Immunity ³	25	kV/μs min	
•	30	kV/μs typ	
LOGIC OUTPUTS		. ,,	
Output High Voltage, V _{OH}	V _{DD2} - 0.1	V min	$I_0 = -200 \mu\text{A}$
Output Low Voltage, Vol	0.4	V max	$I_0 = +200 \mu\text{A}$
POWER REQUIREMENTS			·
V_{DD1}	4.5/5.25	V min/V max	
V _{DD2}	3/5.5	V min/V max	
I _{DD1} ⁴	12	mA max	$V_{DD1} = 5.25 \text{ V}$
I _{DD2} ⁵	6	mA max	$V_{DD2} = 5.5 \text{ V}$
	4	mA max	$V_{DD2} = 3.3 \text{ V}$

 $^{^{1}}$ Temperature range is -40° C to $+125^{\circ}$ C except where specified.

² All voltages are relative to their respective ground.

³ See the Terminology section.

⁴ See Figure 15. ⁵ See Figure 16.

TIMING SPECIFICATIONS

 $V_{\rm DD1}$ = 4.5 V to 5.25 V, $V_{\rm DD2}$ = 3 V to 5.5 V, $T_{\rm A}$ = $T_{\rm MAX}$ to $T_{\rm MIN}$, unless otherwise noted.

Table 2.

Parameter	Limit at T _{MIN} , T _{MAX}	Unit	Description
f _{MCLKOUT} ²	10	MHz typ	Master clock output frequency
	9/11	MHz min/MHz max	Master clock output frequency
t_1^3	40	ns max	Data access time after MCLK rising edge
t_2 ³	10	ns min	Data hold time after MCLK rising edge
t_3	$0.4 \times t_{MCLKOUT}$	ns min	Master clock low time
t ₄	$0.4 imes t_{ ext{MCLKOUT}}$	ns min	Master clock high time

¹ Sample tested during initial release to ensure compliance. ² Mark space ratio for clock output is 40/60 to 60/40.

 $^{^3}$ Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 2.0 V.





Figure 2. Load Circuit for Digital Output Timing Specifications



INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 3.

Parameter	Symbol	Value	Unit	Conditions
Input-to-Output Withstand Momentary Withstand Voltage	V _{ISO}	3750 min	V	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.46 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	8.1 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material group (DIN VDE 0110, 1/89, Table 1)

REGULATORY INFORMATION

Table 4.

UL ¹	CSA	VDE ²
Recognized Under 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01 ²
3750 V rms Isolation Voltage	Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 630 Vrms maximum working voltage	Basic insulation, 891 V peak Complies with DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01, DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000 Reinforced insulation, 891 V peak
File E214100	File 205078	File 2471900-4880-0001

 $^{^{1}}$ In accordance with UL 1577, each AD7400A is proof tested by applying an insulation test voltage ≥ 4500 V rms for 1 second (current leakage detection limit = 7.5 μA). 2 In accordance with DIN EN 60747-5-2, each AD7400A is proof tested by applying an insulation test voltage ≥ 1671 V peak for 1 second (partial discharge detection

DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS

This isolator is suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by means of protective circuits.

Table 5.

Description	Symbol	Characteristic	Unit
INSTALLATION CLASSIFICATION PER DIN VDE 0110			
For Rated Mains Voltage ≤ 300 V rms		I–IV	
For Rated Mains Voltage ≤ 450 V rms		I–II	
For Rated Mains Voltage ≤ 600 V rms		I–II	
CLIMATIC CLASSIFICATION		40/105/21	
POLLUTION DEGREE (DIN VDE 0110, Table 1)		2	
MAXIMUM WORKING INSULATION VOLTAGE	V _{IORM}	891	V peak
INPUT-TO-OUTPUT TEST VOLTAGE, METHOD B1			
$V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC	V_{PR}	1671	V peak
INPUT-TO-OUTPUT TEST VOLTAGE, METHOD A	V_{PR}		
After Environmental Test Subgroup 1		1426	V peak
$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, Partial Discharge < 5 pC			
After Input and/or Safety Test Subgroup 2/3		1069	V peak
$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, Partial Discharge < 5 pC			
HIGHEST ALLOWABLE OVERVOLTAGE (TRANSIENT OVERVOLTAGE, t _{TR} = 10 sec)	V _{TR}	6000	V peak
SAFETY-LIMITING VALUES (MAXIMUM VALUE ALLOWED IN THE EVENT OF A FAILURE, ALSO SEE Figure 4)			
Case Temperature	Ts	150	°C
Side 1 Current	I _{S1}	265	mA
Side 2 Current	I _{S2}	335	mA
INSULATION RESISTANCE AT T _S , V _{IO} = 500 V	Rs	>109	Ω




Figure 4. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per DIN EN 60747-5-2

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted. All voltages are relative to their respective ground.

Table 6.

Table 0.	
Parameter	Rating
V _{DD1} to GND ₁	-0.3 V to +6.5 V
V_{DD2} to GND_2	−0.3 V to +6.5 V
Analog Input Voltage to GND₁	$-0.3 \text{ V to V}_{DD1} + 0.3 \text{ V}$
Output Voltage to GND ₂	$-0.3 \text{ V to V}_{DD2} + 0.3 \text{ V}$
Input Current to Any Pin Except Supplies ¹	±10 mA
Operating Temperature Range	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
SOIC Package	
θ_{JA} Thermal Impedance	89.2°C/W
θ_{JC} Thermal Impedance	55.6°C/W
Resistance (Input-to-Output), R _{I-O}	$10^{12}\Omega$
Capacitance (Input-to-Output), C _{I-O} ²	1.7 pF typ
Pb-Free Temperature, Soldering	
Reflow	260 (+0)°C
ESD	1.5 kV

¹ Transient currents of up to 100 mA do not cause SCR to latch up.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 7. Maximum Continuous Working Voltage¹

Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform	565	V_{PK}	50-year minimum lifetime
AC Voltage, Unipolar Waveform	891	V_{PK}	Maximum CSA/VDE approved working voltage
DC Voltage	891	V	Maximum CSA/VDE approved working voltage

¹ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

 $^{^{2}}$ f = 1 MHz.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. Pin Configuration (RW-16)

Table 8. Pin Function Descriptions

Mnemonic	Description
V _{DD1}	Supply Voltage, 4.5 V to 5.25 V. This is the supply voltage for the isolated side of the AD7400A and is relative to GND_1 .
V _{IN} +	Positive Analog Input. Specified range of ±200 mV.
V _{IN} -	Negative Analog Input. Normally connected to GND ₁ .
NC	No Connect.
GND ₁	Ground 1. This is the ground reference point for all circuitry on the isolated side.
GND ₂	Ground 2. This is the ground reference point for all circuitry on the nonisolated side.
MDAT	Serial Data Output. The single bit modulator output is supplied to this pin as a serial data stream. The bits are clocked out on the rising edge of the MCLKOUT output and valid on the following MCLKOUT rising edge.
MCLKOUT	Master Clock Logic Output. 10 MHz typical. The bit stream from the modulator is valid on the rising edge of MCLKOUT.
V_{DD2}	Supply Voltage. 3 V to 5.5 V. This is the supply voltage for the nonisolated side and is relative to GND ₂ .

TYPICAL PERFORMANCE CHARACTERISTICS

T_A = 25°C, using 20 kHz brickwall filter, unless otherwise noted.




Figure 7. PSRR vs. Supply Ripple Frequency Without Supply Decoupling (1 MHz Filter Used)




Figure 8. SINAD vs. Analog Input Frequency for Various Supply Voltages




Figure 9. Typical FFT, ±200 mV Range (Using Sinc³ Filter, 256 Decimation Rate)




Figure 10. SINAD vs. V_{IN}




Figure 11. Typical DNL, ±200 mV Range (Using Sinc³ Filter, 256 Decimation Rate)




Figure 12. Typical INL, ±200 mV Range (Using Sinc³ Filter, 256 Decimation Rate)




Figure 13. Offset Drift vs. Temperature for Various Supply Voltages




Figure 14. Gain Error Drift vs. Temperature for Various Supply Voltages




Figure 15. IDD1 vs. VIN at Various Temperatures




Figure 16. IDD2 vs. VIN at Various Temperatures




Figure 17. I_{IN} vs. V_{IN}+ DC Input




Figure 18. CMRR vs. Common-Mode Ripple Frequency




Figure 19. RMS Noise Voltage vs. $V_{\it IN}$ DC Input




Figure 20. MCLKOUT vs. Temperature for Various Supplies

TERMINOLOGY

Differential Nonlinearity

Differential nonlinearity is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Integral Nonlinearity

Integral nonlinearity is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are specified negative full scale, -200~mV ($V_{\text{IN}}+-V_{\text{IN}}-$), Code 12,288 for the 16-bit level, and specified positive full scale, +200~mV ($V_{\text{IN}}+-V_{\text{IN}}-$), Code 53,248 for the 16-bit level.

Offset Error

Offset is the deviation of the midscale code (Code 32,768 for the 16-bit level) from the ideal $V_{\rm IN}+-V_{\rm IN}-$ (that is, 0 V).

Gain Error

This includes both positive full-scale gain error and negative full-scale gain error. Positive full-scale gain error is the deviation of the specified positive full-scale code (53,248 for the 16-bit level) from the ideal $V_{\rm IN}+-V_{\rm IN}-$ (+200 mV) after the offset error is adjusted out. Negative full-scale gain error is the deviation of the specified negative full-scale code (12,288 for the 16-bit level) from the ideal $V_{\rm IN}+-V_{\rm IN}-$ (–200 mV) after the offset error is adjusted out. Gain error includes reference error.

Signal-to-(Noise + Distortion) Ratio (SINAD)

This ratio is the measured ratio of signal-to-(noise + distortion) at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal-to-(noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by

Signal-to-(Noise + Distortion) = (6.02N + 1.76) dB

Therefore, for a 12-bit converter, this is 74 dB.

Effective Number of Bits (ENOB)

The ENOB is defined by

ENOB = (SINAD - 1.76)/6.02

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of harmonics to the fundamental. For the AD7400A, it is defined as

$$THD(dB) = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where:

 V_1 is the rms amplitude of the fundamental.

 V_2 , V_3 , V_4 , V_5 , and V_6 are the rms amplitudes of the second through the sixth harmonics.

Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to fs/2, excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it is a noise peak.

Common-Mode Rejection Ratio (CMRR)

CMRR is defined as the ratio of the power in the ADC output at ± 200 mV frequency, f, to the power of a 200 mV p-p sine wave applied to the common-mode voltage of $V_{\rm IN}+$ and $V_{\rm IN}-$ of frequency $f_{\rm S}$ as

$$CMRR$$
 (dB) = $10\log(Pf/Pf_s)$

where:

Pf is the power at frequency *f* in the ADC output.

 Pf_S is the power at frequency f_S in the ADC output.

Power Supply Rejection Ratio (PSRR)

Variations in power supply affect the full-scale transition but not converter linearity. PSRR is the maximum change in the specified full-scale ($\pm 200~\text{mV}$) transition point due to a change in power supply voltage from the nominal value (see Figure 7).

Isolation Transient Immunity

The isolation transient immunity specifies the rate of rise/fall of a transient pulse applied across the isolation boundary beyond which clock or data is corrupted. (It was tested using a transient pulse frequency of 100 kHz.)

THEORY OF OPERATION

CIRCUIT INFORMATION

The AD7400A isolated $\Sigma\text{-}\Delta$ modulator converts an analog input signal into a high speed (10 MHz typ), single-bit data stream; the time average of the modulator's single-bit data is directly proportional to the input signal. Figure 23 shows a typical application circuit where the AD7400A is used to provide isolation between the analog input, a current sensing resistor, and the digital output, which is then processed by a digital filter to provide an N-bit word.

ANALOG INPUT

The differential analog input of the AD7400A is implemented with a switched capacitor circuit. This circuit implements a second-order modulator stage that digitizes the input signal into a 1-bit output stream. The sample clock (MCLKOUT) provides the clock signal for the conversion process as well as the output data-framing clock. This clock source is internal on the AD7400A. The analog input signal is continuously sampled by the modulator and compared to an internal voltage reference. A digital stream that accurately represents the analog input over time appears at the output of the converter (see Figure 21).




Figure 21. Analog Input vs. Modulator Output

A differential signal of 0 V results (ideally) in a stream of ones and zeros at the MDAT output pin. This output is high 50% of the time and low 50% of the time. A differential input of 200 mV produces a stream of ones and zeros that are high 81.25% of the time. A differential input of $-200\ mV$ produces a stream of ones and zeros that are high 18.75% of the time.

A differential input of 320 mV results in a stream of ideally all ones. This is the absolute full-scale range of the AD7400A, while 200 mV is the specified full-scale range, as shown in Table 9.

Table 9. Analog Input Range

Analog Input	Voltage Input
Full-Scale Range	+640 mV
Positive Full Scale	+320 mV
Positive Specified Input Range	+200 mV
Zero	0 mV
Negative Specified Input Range	–200 mV
Negative Full Scale	−320 mV

To reconstruct the original information, this output needs to be digitally filtered and decimated. A Sinc³ filter is recommended because this is one order higher than that of the AD7400A modulator. If a 256 decimation rate is used, the resulting 16-bit word rate is 39 kHz, assuming a 10 MHz internal clock frequency. Figure 22 shows the transfer function of the AD7400A relative to the 16-bit output.




Figure 22. Filtered and Decimated 16-Bit Transfer Characteristic




Figure 23. Typical Application Circuit

Preliminary Technical Data

DIFFERENTIAL INPUTS

The analog input to the modulator is a switched capacitor design. The analog signal is converted into charge by highly linear sampling capacitors. A simplified equivalent circuit diagram of the analog input is shown in Figure 24. A signal source driving the analog input must be able to provide the charge onto the sampling capacitors every half MCLKOUT cycle and settle to the required accuracy within the next half cycle.




Figure 24. Analog Input Equivalent Circuit

Since the AD7400A samples the differential voltage across its analog inputs, low noise performance is attained with an input circuit that provides low common-mode noise at each input. The amplifiers used to drive the analog inputs play a critical role in attaining the high performance available from the AD7400A.

When a capacitive load is switched onto the output of an op amp, the amplitude momentarily drops. The op amp tries to correct the situation and, in the process, hits its slew rate limit. This nonlinear response, which can cause excessive ringing, can lead to distortion. To remedy the situation, a low-pass RC filter can be connected between the amplifier and the input to the AD7400A. The external capacitor at each input aids in supplying the current spikes created during the sampling process, and the resistor isolates the op amp from the transient nature of the load.

The recommended circuit configuration for driving the differential inputs to achieve best performance is shown in Figure 25. A capacitor between the two input pins sources or sinks charge to allow most of the charge that is needed by one input to be effectively supplied by the other input. The series resistor again isolates any op amp from the current spikes created during the sampling process. Recommended values for the resistors and capacitor are 22 Ω and 47 pF, respectively.




Figure 25. Differential Input RC Network

DIGITAL FILTER

A Sinc³ filter is recommended for use with the AD7400A. This filter can be implemented on an FPGA or a DSP. The following Verilog code provides an example of a Sinc³ filter implementation on a Xilinx* Spartan-II 2.5 V FPGA. This code can possibly be compiled for another FPGA, such as an Altera* device. Note that the data is read on the negative clock edge in this case; although, it can be read on the positive edge, if preferred. Figure 29 shows the effect of using different decimation rates with various filter types.

```
/*`Data is read on negative clk edge*/
module DEC256SINC24B(mdata1, mclk1, reset,
DATA);
input
       mclk1;
                     /*used to clk filter*/
                     /*used to reset filter*/
input
       reset;
input
       mdata1;
                     /*ip data to be
filtered*/
output [15:0] DATA;
                            /*filtered op*/
integer location;
integer info_file;
                     ip_data1;
reg [23:0]
reg [23:0]
                     acc1;
reg [23:0]
                     acc2;
reg [23:0]
                     acc3;
reg [23:0]
                     acc3_d1;
                     acc3_d2;
reg [23:0]
reg [23:0]
                     diff1;
reg [23:0]
                     diff2;
                     diff3;
reg [23:0]
req [23:0]
                     diff1 d;
                     diff2_d;
req [23:0]
reg [15:0]
                     DATA;
reg [7:0]
                     word_count;
reg word_clk;
reg init;
```

WORD_CLK .

Figure 27. Differentiator

```
/*Perform the Sinc ACTION*/
                                                        Z = one sample delay
                                                        WORD_CLK = output word rate
always @ (mdata1)
if(mdata1==0)
     ip_data1 <= 0;</pre>
                             /* change from a 0
to a -1 for 2's comp */
                                                        always @ (posedge word_clk or posedge reset)
else
                                                        if(reset)
     ip_data1 <= 1;
                                                              begin
/*ACCUMULATOR (INTEGRATOR)
                                                              acc3_d2 <= 0;
Perform the accumulation (IIR) at the speed
                                                              diff1_d <= 0;
of the modulator.
                                                              diff2_d <= 0;
                                                              diff1 <= 0;
   MCLKOUT -
                                                              diff2 <= 0;
                     ACC1+
                                           ACC3
                                                              diff3 <= 0;
                 Figure 26. Accumulator
                                                        else
                                                              begin
Z = one sample delay
                                                              diff1 <= acc3 - acc3_d2;</pre>
MCLKOUT = modulators conversion bit rate
                                                              diff2 <= diff1 - diff1_d;
                                                              diff3 <= diff2 - diff2_d;
always @ (negedge mclk1 or posedge reset)
                                                              acc3_d2 <= acc3;
if (reset)
                                                              diff1_d <= diff1;
                                                              diff2_d <= diff2;
      /*initialize acc registers on reset*/
     acc1 <= 0;
                                                        /* Clock the Sinc output into an output
     acc2 <= 0;
                                                        register
     acc3 <= 0;
     end
                                                                   WORD_CLK -
else
      /*perform accumulation process*/
                                                               Figure 28. Clocking Sinc Output into an Output Register
     acc1 <= acc1 + ip_data1;</pre>
     acc2 <= acc2 + acc1;</pre>
                                                        WORD_CLK = output word rate
     acc3 <= acc3 + acc2;
                                                        always @ (posedge word_clk)
/*DECIMATION STAGE (MCLKOUT/ WORD_CLK)
                                                        begin
                                                        DATA[15] <= diff3[23];
always @ (posedge mclk1 or posedge reset)
                                                        DATA[14] <= diff3[22];
if (reset)
                                                        DATA[13] <= diff3[21];</pre>
        word_count <= 0;</pre>
                                                        DATA[12] <= diff3[20];</pre>
else
                                                        DATA[11] <= diff3[19];</pre>
        word_count <= word_count + 1;</pre>
                                                        DATA[10] <= diff3[18];</pre>
                                                        DATA[9]
                                                                 <= diff3[17];
always @ (word_count)
                                                        DATA[8]
                                                                  <= diff3[16];
        word_clk <= word_count[7];</pre>
                                                        DATA[7]
                                                                  <= diff3[15];
/*DIFFERENTIATOR ( including decimation
                                                        DATA[6]
                                                                  <= diff3[14];
                                                        DATA[5]
                                                                  <= diff3[13];
Perform the differentiation stage (FIR) at a
                                                        DATA[4]
                                                                  <= diff3[12];
lower speed.
                                                        DATA[3]
                                                                 <= diff3[11];
                                                        DATA[2]
                                                                 <= diff3[10];
                                                        DATA[1]
                                                                  <= diff3[9];
                                                        DATA[0]
                                                                 <= diff3[8];
                                                        end
```

endmodule




Figure 29. SNR vs. Decimation Rate for Different Filter Types

APPLICATION INFORMATION

GROUNDING AND LAYOUT

Supply decoupling with a value of 100 nF is strongly recommended on both $V_{\rm DD1}$ and $V_{\rm DD2}$. Decoupling on one or both V_{DD1} pins does not significantly affect performance. In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed so that any coupling that occurs equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins to exceed the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage. Any decoupling used should be placed as close to the supply pins as possible.

Series resistance in the analog inputs should be minimized to avoid any distortion effects, especially at high temperatures. If possible, equalize the source impedance on each analog input to minimize offset. Beware of mismatch and thermocouple effects on the analog input PCB tracks to reduce offset drift.

EVALUATING THE AD7400A PERFORMANCE

A simple standalone AD7400A evaluation board is available with split ground planes and a board split beneath the AD7400A package to ensure isolation. This board allows access to each pin on the device for evaluation purposes. External supplies and all other circuitry (such as a digital filter) must be provided by the user.

INSULATION LIFETIME

All insulation structures, subjected to sufficient time and/or voltage, are vulnerable to breakdown. In addition to the testing performed by the regulatory agencies, Analog Devices has carried out an extensive set of evaluations to determine the lifetime of the insulation structure within the AD7400A.

These tests subjected populations of devices to continuous cross-isolation voltages. To accelerate the occurrence of failures, the selected test voltages were values exceeding those of normal use. The time to failure values of these units were recorded and used to calculate acceleration factors. These factors were then used to calculate the time to failure under normal operating conditions. The values shown in Table 7 are the lesser of the following two values:

- The value that ensures at least a 50-year lifetime of continuous use.
- The maximum CSA/VDE approved working voltage.

It should also be noted that the lifetime of the AD7400A varies according to the waveform type imposed across the isolation barrier. The *i*Coupler insulation structure is stressed differently depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 30, Figure 31, and Figure 32 illustrate the different isolation voltage waveforms.





Figure 32. DC Waveform

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 33. 16-Lead Standard Small Outline Package [SOIC_W]
Wide Body
(RW-16)
Dimensions shown in millimeters and (inches)

9.90 (0.390) 9.65 (0.380) 9.40 (0.370) 9.90 (0.390) 6.60 (0.260) 9.65 (0.380) 6.35 (0.250) 9.40 (0.370) 6.10 (0.240) MOLDED PIN 1 INDICATOR 2.54 (0.100) BSC 1.40 (0.056) 7.87 (0.310) 1.08 (0.043) 7.62 (0.300) 0.76 (0.003) 7.37 (0.290) 4.19 (0.165) MAX 0.255 (0.075) 0.010 (0.003) 0.64 (0.025) 0.51 (0.020) 1.19 (0.047) MAX 0.38 (0.015) 12° NOM LEAD COPLANARITY 1.78 (0.070) MAX 0.885 (0.035) 0.102 (0.004) MAX 0.635 (0.025) 0.385 (0.015)

CONTROLLING DIMENSIONS ARE IN MILLIMETER; INCHES DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 34 8-Lead Dual In Line Gull-wing Surface Mount Package [PDIP_SMD] (NS-8) Dimensions shown in millimeters and (inches) 4

Model	Temperature Range	Package Description	Package Option
AD7400AYRWZ ¹	−40°C to +125°C	16-Lead Standard Small Outline Package (SOIC_W)	RW-16
AD7400AYRWZ-	-40°C to +125°C	16-Lead Standard Small Outline Package (SOIC_W)	RW-16
REEL Error! Bookmark not defined.			
AD7400AYRWZ- REEL7 Error! Bookmark not defined.	−40°C to +125°C	16-Lead Standard Small Outline Package (SOIC_W)	RW-16
AD7400AYNSZError! Bookmark not defined.	-40°C to +125°C	8-Lead Dual In Line Gull-wing Surface Mount Package (PDIP_SMD)	NS-8
AD7400AYNSZ- REEL Error! Bookmark not defined.	−40°C to +125°C	8-Lead Dual In Line Gull-wing Surface Mount Package (PDIP_SMD)	NS-8
AD7400AYNSZ- REEL7 Error! Bookmark not defined.	−40°C to +125°C	8-Lead Dual In Line Gull-wing Surface Mount Package (PDIP_SMD)	NS-8
EVAL-AD7400AEBZ ^{Error!} Bookmark not defined.		Standalone Evaluation Board	

 $^{^{1}}$ Z = Pb-free part.