



Dual 350 MHz Low Power Amplifier

AD8012*

FEATURES

Low Power

- 1.7 mA/Amplifier Supply Current
- Fully Specified for ± 5 V and +5 V Supplies
- High Output Current, 125 mA
- High Speed
 - 350 MHz, -3 dB Bandwidth ($G = +1$)
 - 150 MHz, -3 dB Bandwidth ($G = +2$)
 - 2,250 V/ μ s Slew Rate
 - 20 ns Settling Time to 0.1%

Low Distortion

- 72 dBc Worst Harmonic @ 500 kHz, $R_L = 100 \Omega$
- 66 dBc Worst Harmonic @ 5 MHz, $R_L = 1 \text{ k}\Omega$

Good Video Specifications ($R_L = 1 \text{ k}\Omega$, $G = +2$)

- 0.02% Differential Gain Error
- 0.06° Differential Phase Error
- Gain Flatness 0.1 dB to 40 MHz
- 60 ns Overdrive Recovery

Low Offset Voltage, 1.5 mV

Low Voltage Noise, 2.5 nV/ $\sqrt{\text{Hz}}$

Available in 8-Lead SOIC and 8-Lead MSOP

APPLICATIONS

- XDSL, HDSL Line Drivers
- ADC Buffers
- Professional Cameras
- CCD Imaging Systems
- Ultrasound Equipment
- Digital Cameras

PRODUCT DESCRIPTION

The AD8012 is a dual, low power, current feedback amplifier capable of providing 350 MHz bandwidth while using only 1.7 mA per amplifier. It is intended for use in high frequency, wide dynamic range systems where low distortion and high speed are essential and low power is critical.

With only 1.7 mA of supply current, the AD8012 also offers exceptional ac specifications such as 20 ns settling time and 2,250 V/ μ s slew rate. The video specifications are 0.02% differential gain and 0.06 degree differential phase, excellent for such a low power amplifier. In addition, the AD8012 has a low offset of 1.5 mV.

The AD8012 is well suited for any application that requires high performance with minimal power.

The product is available in standard 8-lead SOIC or MSOP packages and operates over the industrial temperature range -40°C to $+85^\circ\text{C}$.

*Protected under U.S. Patent Number 5,537,079.

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM





Figure 1. Distortion vs. Load Resistance, $V_S = \pm 5$ V, Frequency = 500 kHz




Figure 2. Differential Drive Circuit for XDSL Applications

AD8012—SPECIFICATIONS

DUAL SUPPLY (@ $T_A = 25^\circ\text{C}$, $V_S = \pm 5 \text{ V}$, $G = +2$, $R_L = 100 \Omega$, $R_F = R_G = 750 \Omega$, unless otherwise noted.)

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Small Signal Bandwidth	$G = +1$, $V_{\text{OUT}} < 0.4 \text{ V p-p}$, $R_L = 1 \text{ k}\Omega$ $G = +2$, $V_{\text{OUT}} < 0.4 \text{ V p-p}$, $R_L = 1 \text{ k}\Omega$ $G = +2$, $V_{\text{OUT}} < 0.4 \text{ V p-p}$, $R_L = 100 \Omega$ $V_{\text{OUT}} < 0.4 \text{ V p-p}$, $R_L = 1 \text{ k}\Omega/100 \Omega$	270 95	350 150	40/23	MHz
0.1 dB Bandwidth	$V_{\text{OUT}} = 4 \text{ V p-p}$		75		MHz
Large Signal Bandwidth	$V_{\text{OUT}} = 4 \text{ V p-p}$		2,250		MHz
Slew Rate	$V_{\text{OUT}} = 4 \text{ V p-p}$		2,250		V/ μs
Rise and Fall Time	$V_{\text{OUT}} = 2 \text{ V p-p}$		3		ns
Settling Time	0.1%, $V_{\text{OUT}} = 2 \text{ V p-p}$		20		ns
	0.02%, $V_{\text{OUT}} = 2 \text{ V p-p}$		35		ns
Overdrive Recovery	2× Overdrive		60		ns
NOISE/HARMONIC PERFORMANCE					
Distortion	$V_{\text{OUT}} = 2 \text{ V p-p}$, $G = +2$				
Second Harmonic	500 kHz, $R_L = 1 \text{ k}\Omega/100 \Omega$		–89/–73		dBc
	5 MHz, $R_L = 1 \text{ k}\Omega/100 \Omega$		–78/–62		dBc
Third Harmonic	500 kHz, $R_L = 1 \text{ k}\Omega/100 \Omega$		–84/–72		dBc
	5 MHz, $R_L = 1 \text{ k}\Omega/100 \Omega$		–66/–52		dBc
Output IP3	500 kHz, $\Delta f = 10 \text{ kHz}$, $R_L = 1 \text{ k}\Omega/100 \Omega$		30/40		dBm
IMD	500 kHz, $\Delta f = 10 \text{ kHz}$, $R_L = 1 \text{ k}\Omega/100 \Omega$		–79/–77		dBc
Crosstalk	5 MHz, $R_L = 100 \Omega$		–70		dB
Input Voltage Noise	$f = 10 \text{ kHz}$		2.5		$\text{nV}/\sqrt{\text{Hz}}$
Input Current Noise	$f = 10 \text{ kHz}$, +Input, –Input		15		$\text{pA}/\sqrt{\text{Hz}}$
Differential Gain	$f = 3.58 \text{ MHz}$, $R_L = 150 \Omega/1 \text{ k}\Omega$, $G = +2$		0.02/0.02		%
Differential Phase	$f = 3.58 \text{ MHz}$, $R_L = 150 \Omega/1 \text{ k}\Omega$, $G = +2$		0.3/0.06		Degrees
DC PERFORMANCE					
Input Offset Voltage			±1.5	±4	mV
Open-Loop Transimpedance	$T_{\text{MIN}}\text{--}T_{\text{MAX}}$ $V_{\text{OUT}} = \pm 2 \text{ V}$, $R_L = 100 \Omega$ $T_{\text{MIN}}\text{--}T_{\text{MAX}}$	240 200	500	±5	$\text{k}\Omega$
INPUT CHARACTERISTICS					
Input Resistance	+Input		450		$\text{k}\Omega$
Input Capacitance	+Input		2.3		pF
Input Bias Current	+Input, –Input		±3	±12	μA
Common-Mode Rejection Ratio	+Input, –Input, $T_{\text{MIN}}\text{--}T_{\text{MAX}}$			±15	μA
Input Common-Mode Voltage Range	$V_{\text{CM}} = \pm 2.5 \text{ V}$	–56 ±3.8	–60 ±4.1		dB V
OUTPUT CHARACTERISTICS					
Output Resistance	$G = +2$		0.1		Ω
Output Voltage Swing		±3.85	±4		V
Output Current	$T_{\text{MIN}}\text{--}T_{\text{MAX}}$	70	125		mA
Short-Circuit Current			500		mA
POWER SUPPLY					
Supply Current/Amp			1.7	1.8	mA
Operating Range	$T_{\text{MIN}}\text{--}T_{\text{MAX}}$	±1.5	1.9	mA	
Power Supply Rejection Ratio	Dual Supply	–58	–60	±6.0	V dB

Specifications subject to change without notice.

SINGLE SUPPLY (@ $T_A = 25^\circ\text{C}$, $V_S = +5\text{ V}$, $G = +2$, $R_L = 100\text{ }\Omega$, $R_F = R_G = 750\text{ }\Omega$, unless otherwise noted.)

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
-3 dB Small Signal Bandwidth	$G = +1$, $V_{\text{OUT}} < 0.4\text{ V p-p}$, $R_L = 1\text{ k}\Omega$ $G = +2$, $V_{\text{OUT}} < 0.4\text{ V p-p}$, $R_L = 1\text{ k}\Omega$ $G = +2$, $V_{\text{OUT}} < 0.4\text{ V p-p}$, $R_L = 100\text{ }\Omega$	220 90	300 140 85	43/24	MHz MHz MHz
0.1 dB Bandwidth	$V_{\text{OUT}} < 0.4\text{ V p-p}$, $R_L = 1\text{ k}\Omega/100\text{ }\Omega$		60		MHz
Large Signal Bandwidth	$V_{\text{OUT}} = 2\text{ V p-p}$		1,200		MHz
Slew Rate	$V_{\text{OUT}} = 3\text{ V p-p}$		2		V/ μs
Rise and Fall Time	$V_{\text{OUT}} = 2\text{ V p-p}$		25		ns
Settling Time	0.1%, $V_{\text{OUT}} = 2\text{ V p-p}$ 0.02%, $V_{\text{OUT}} = 2\text{ V p-p}$		40		ns
Overdrive Recovery	2 \times Overdrive		60		ns
NOISE/HARMONIC PERFORMANCE					
Distortion	$V_{\text{OUT}} = 2\text{ V p-p}$, $G = +2$		-87/-71		dBc
Second Harmonic	500 kHz, $R_L = 1\text{ k}\Omega/100\text{ }\Omega$		-77/-61		dBc
Third Harmonic	5 MHz, $R_L = 1\text{ k}\Omega/100\text{ }\Omega$ 500 kHz, $R_L = 1\text{ k}\Omega/100\text{ }\Omega$ 5 MHz, $R_L = 1\text{ k}\Omega/100\text{ }\Omega$		-89/-72 -78/-52		dBc dBc
Output IP3	500 kHz, $R_L = 1\text{ k}\Omega/100\text{ }\Omega$		30/40		dBm
IMD	500 kHz, $R_L = 1\text{ k}\Omega/100\text{ }\Omega$		-77/-80		dBc
Crosstalk	5 MHz, $R_L = 100\text{ }\Omega$		-70		dB
Input Voltage Noise	f = 10 kHz		2.5		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	f = 10 kHz, +Input, -Input		15		pA/ $\sqrt{\text{Hz}}$
Differential Gain	Black Level Clamped to +2 V, f = 3.58 MHz		0.03/0.03		%
Differential Phase	$R_L = 150\text{ }\Omega/1\text{ k}\Omega$		0.4/0.08		Degrees
DC PERFORMANCE					
Input Offset Voltage			± 1	± 3	mV
Open-Loop Transimpedance	$T_{\text{MIN}}\text{--}T_{\text{MAX}}$ $V_{\text{OUT}} = 2\text{ V p-p}$, $R_L = 100\text{ }\Omega$ $T_{\text{MIN}}\text{--}T_{\text{MAX}}$	200 150	400	± 4	mV $\text{k}\Omega$ $\text{k}\Omega$
INPUT CHARACTERISTICS					
Input Resistance	+Input		450		$\text{k}\Omega$
Input Capacitance	+Input		2.3		pF
Input Bias Current	+Input, -Input		± 3	± 12	μA
Common-Mode Rejection Ratio	+Input, -Input, $T_{\text{MIN}}\text{--}T_{\text{MAX}}$			± 15	μA
Input Common-Mode Voltage Range	$V_{\text{CM}} = 1.5\text{ V to }3.5\text{ V}$	-56 1.5 to 3.5	-60 1.2 to 3.8		dB V
OUTPUT CHARACTERISTICS					
Output Resistance	$G = +2$		0.1		Ω
Output Voltage Swing		1 to 4	0.9 to 4.2		V
Output Current	$T_{\text{MIN}}\text{--}T_{\text{MAX}}$	50	100		mA
Short-Circuit Current			500		mA
POWER SUPPLY					
Supply Current/Amp			1.55	1.75	mA
Operating Range	$T_{\text{MIN}}\text{--}T_{\text{MAX}}$	3		1.85	mA
Power Supply Rejection Ratio	Single Supply	-58	-60	12	V
					dB

Specifications subject to change without notice.

AD8012

MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8012 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately +150°C. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of +175°C for an extended period can result in device failure.

The output stage of the AD8012 is designed for maximum load current capability. As a result, shorting the output to common can cause the AD8012 to source or sink 500 mA. To ensure proper operation, it is necessary to observe the maximum power derating curves. Direct connection of the output to either power supply rail can destroy the device.






Figure 3. Plot of Maximum Power Dissipation vs. Temperature for AD8012

Test Circuits



Test Circuit 1. Gain = +2



Test Circuit 2. Gain = -1

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage	12.6 V
Internal Power Dissipation ²	
SOIC Package (R)	0.8 W
MSOP Package (RM)	0.6 W
Input Voltage (Common Mode)	$\pm V_S$
Differential Input Voltage	± 2.5 V
Output Short-Circuit Duration	Observe Power Derating Curves
Storage Temperature Range RM, R	-65°C to +125°C
Operating Temperature Range (A Grade)	-40°C to +85°C
Lead Temperature Range (Soldering 10 sec)	300°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Specification is for device in free air at +25°C.

8-Lead SOIC Package: $\theta_{JA} = 155^\circ\text{C}/\text{W}$

8-Lead MSOP Package: $\theta_{JA} = 200^\circ\text{C}/\text{W}$

CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8012 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

**ORDERING GUIDE**


Model	Temperature Range	Package Description	Package Options	Branding
AD8012AR	-40°C to +85°C	8-Lead SOIC	R-8	
AD8012AR-REEL	-40°C to +85°C	13" Tape and Reel	R-8	
AD8012AR-REEL7	-40°C to +85°C	7" Tape and Reel	R-8	
AD8012ARM	-40°C to +85°C	8-Lead MSOP	RM-08	H6A
AD8012ARM-REEL	-40°C to +85°C	13" Tape and Reel	RM-08	H6A
AD8012ARM-REEL7	-40°C to +85°C	7" Tape and Reel	RM-08	H6A
AD8012ARMZ*	-40°C to +85°C	8-Lead MSOP	RM-08	H6A
AD8012ARMZ-REEL*	-40°C to +85°C	13" Tape and Reel	RM-08	H6A
AD8012ARMZ-REEL7*	-40°C to +85°C	7" Tape and Reel	RM-08	H6A

*Z = Pb-free product.


AD8012—Typical Performance Characteristics




TPC 1. 100 mV Step Response; $G = +2$, $V_S = \pm 2.5$ V or ± 5 V, $R_L = 1 \text{ k}\Omega^*$




TPC 4. 4 V Step Response; $G = -1$, $V_S = \pm 5$ V, $R_L = 1 \text{ k}\Omega$




TPC 2. 4 V Step Response; $G = +2$, $V_S = \pm 5$ V, $R_L = 1 \text{ k}\Omega$



TPC 5. 100 mV Step Response; $G = +2$, $V_S = \pm 2.5$ V or ± 5 V, $R_L = 100 \Omega^*$




TPC 3. 100 mV Step Response; $G = -1$, $V_S = \pm 2.5$ V or ± 5 V, $R_L = 1 \text{ k}\Omega^*$




TPC 6. 2 V Step Response; $G = +2$, $V_S = \pm 2.5$ V, $R_L = 100 \Omega$


* $V_S = \pm 2.5$ V operation is identical to $V_S = +5$ V single-supply operation.




TPC 7. 4 V Step Response; $G = +2$, $V_S = \pm 5 V$, $R_L = 100 \Omega$




TPC 10. 4 V Step Response; $G = -1$, $V_S = \pm 5 V$, $R_L = 100 \Omega$




TPC 8. 100 mV Step Response; $G = -1$, $V_S = \pm 2.5 V$
or $\pm 5 V$, $R_L = 100 \Omega^*$



TPC 11. Distortion vs. Load Resistance; $V_S = \pm 5 V$,
Frequency = 500 kHz




TPC 9. 2 V Step Response; $G = -1$, $V_S = \pm 2.5 V$, $R_L = 100 \Omega$




TPC 12. Distortion vs. Frequency; $V_S = \pm 5 V$


AD8012




TPC 13. Gain Flatness; $V_S = \pm 5 V$




TPC 16. Gain Flatness; $V_S = +5 V$




TPC 14. Distortion vs. Load Resistance; $V_S = +5 V$, Frequency = 500 kHz









TPC 17. Frequency Response; $V_S = \pm 5 V$




TPC 15. Distortion vs. Frequency; $V_S = +5 V$




TPC 18. Output Voltage vs. Frequency; $V_S = \pm 5 V$, $G = +2$, $R_L = 100 \Omega$




AD8012




TPC 25. Output Swing vs. Load




TPC 28. Settling Time, $V_S = \pm 5 V$




TPC 26. Noise vs. Frequency




TPC 29. Frequency Response; $V_S = \pm 5 V$




TPC 27. Output Swing vs. Supply




TPC 30. Gain Flatness; $V_S = \pm 5 V$




TPC 31. Crosstalk vs. Frequency



TPC 33. Gain Flatness; $V_S = +5$ V



TPC 32. Frequency Response; $V_S = +5$ V



TPC 34. Overdrive Recovery; $V_S = \pm 5$ V, $G = +2$, $R_F = 750\Omega$, $R_L = 100\Omega$, $V_{IN} = 3$ V p-p ($T = 1\mu s$)

AD8012

THEORY OF OPERATION

The AD8012 is a dual, high speed CF amplifier that attains new levels of bandwidth (BW), power, distortion, and signal swing capability. Its wide dynamic performance (including noise) is the result of both a new complementary high speed bipolar process and a new and unique architectural design. The AD8012 uses a two-gain stage complementary design approach versus the traditional single-stage complementary mirror structure sometimes referred to as the Nelson amplifier. Though twin stages have been tried before, they typically consumed high power since they were of a folded cascade design, similar to that of the AD9617. This design allows for the standing or quiescent current to add to the high signal or slew current-induced stages. In the time domain, the large signal output rise/fall time and slew rate is typically controlled by the small signal BW of the amplifier and the input signal step amplitude, respectively, and not the dc quiescent current of the gain stages (with the exception of input level shift diodes Q1/Q2). Using two stages versus one also allows for a higher overall gain bandwidth product (GBWP) for the same power, resulting in lower signal distortion and the ability to drive heavier external loads. In addition, the second-gain stage also isolates (divides down) A3's input reflected load drive and the nonlinearities created, resulting in relatively lower distortion and higher open-loop gain.

Overall, when high external load drive and low ac distortion is a requirement, a twin-gain stage integrating amplifier like the AD8012 will provide excellent results for lower power over the

traditional single stage complementary devices. In addition, because the AD8012 is a CF amplifier, closed-loop BW variations versus external gain variations (varying R_N) will be much lower compared to a VF op amp, where the BW varies inversely with gain. Another key attribute of this amplifier is its ability to run on a single 5 V supply partially because of its wide common-mode input and output voltage range capability. For 5 V supply operation, the device consumes half the quiescent power (vs. 10 V supply) with little degradation in its ac and dc performance characteristics. See data sheet comparisons.

DC GAIN CHARACTERISTICS

Gain stages A1/A1B and A2/A2B combined provide negative feedforward transresistance gain as shown in Figure 4. Stage A3 is a unity-gain buffer that provides external load isolation to A2. Each stage uses a symmetrical complementary design (A3 is also complementary though not explicitly shown). This is done to reduce both second-order signal distortion and overall quiescent power as previously described. In the quasi dc to low frequency region, the closed-loop gain relationship can be approximated as:

$$G = 1 + R_F/R_N \quad \text{noninverting operation}$$

$$G = -R_F/R_N \quad \text{inverting operation}$$

These basic relationships are common to all traditional operational amplifiers.




Figure 4. Simplified Block Diagram

APPLICATIONS

Line Driving for HDSL

High bitrate digital subscriber line (HDSL) is becoming popular as a means of providing full duplex data communication at rates up to 1.544 MBPS or 2.048 MBPS over moderate distances via conventional telephone twisted pair wires. Traditional T1 (E1 in Europe) requires repeaters every 3,000 feet to 6,000 feet to boost the signal strength and allow transmission over distances of up to 12,000 feet. In order to achieve repeaterless transmission over this distance, an HDSL modem requires a transmitted power level of 13.5 dBm (assuming a line impedance of $135\ \Omega$).

HDSL uses the two binary/one quaternary line code (2B1Q). A sample 2B1Q waveform is shown in Figure 5. The digital bit stream is broken up into groups of two bits. Four analog voltages (called quaternary symbols) are used to represent the four possible combinations of two bits. These symbols are assigned the arbitrary names +3, +1, -1, and -3. The corresponding voltage levels are produced by a DAC that is usually part of an analog front end circuit (AFEC). Before being applied to the line, the DAC output is low-pass filtered and acquires the sinusoidal form shown in Figure 5. Finally, the filtered signal is applied to the line driver. The line voltages that correspond to the quaternary symbols +3, +1, -1, and -3 are 2.64 V, 0.88 V, -0.88 V, and -2.64 V. This gives a peak-to-peak line voltage of 5.28 V.




Figure 5. Time Domain Representation of an HDSL Signal

Many of the elements of a classic differential line driver are shown in the HDSL line driver in Figure 6. A 6 V peak-to-peak differential signal is applied to the input. The differential gain of the amplifier ($1+2\ R_F/R_G$) is set to +2, so the resulting differential output signal is 12 V p-p.

As is normal in telephony applications, a transformer galvanically isolates the differential amplifier from the line. In this case, a 1:1 turns ratio is used. In order to correctly terminate the line, it is necessary to set the output impedance of the amplifier to be equal to the impedance of the line being driven ($135\ \Omega$ in this case). Because the transformer has a turns ratio of 1:1, the impedance reflected from the line is equal to the line impedance of $135\ \Omega$ ($R_{REFL} = R_{LINE}/\text{Turns Ratio}^2$). As a result, two $66.5\ \Omega$ resistors correctly terminate the line.




Figure 6. Differential for HDSL Applications

The immediate effect of back-termination is that the signal from the amplifier is halved before being applied to the line. This doubles the power the amplifier must deliver. However, the back-termination resistors also play an important second role.

Full-duplex data transmission systems like HDSL simultaneously transmit data in both directions. As a result, the signal on the line and across the back termination resistors is the composite of the transmitted and received signal. The termination resistors are used to tap off this signal and feed it to the receive circuitry. Because the receive circuitry "knows" what is being transmitted, the transmitted data can be subtracted from the digitized composite signal to reveal the received data.

Driving a line with a differential signal offers a number of advantages compared to a single-ended drive. Because the two outputs are always 180 degrees out of phase relative to one another, the differential signal output is double the output amplitude of either of the op amps. As a result, the differential amplifier can have a peak-to-peak swing of 16 V (each op amp can swing to $\pm 4\ V$), even though the power supply is $\pm 5\ V$.

In addition, even-order harmonics (second, fourth, sixth, and so on.) of the two single-ended outputs tend to cancel out one another, so the total harmonic distortion (quadratic sum of all harmonics) decreases compared to the single-ended case, even as the signal amplitude is doubled. This is particularly advantageous in the case of the second harmonic. Because it is very close to the fundamental, filtering becomes difficult. In this application, the THD is dominated by the third harmonic, which is 65 dB below the carrier (i.e., spurious-free dynamic range = -65 dBc).

Differential line driving also helps to preserve the integrity of the transmitted signal in the presence of electromagnetic interference (EMI). EMI tends to induce itself equally onto both the positive and negative signal lines. As a result, a receiver with good common-mode rejection will amplify the original signal while rejecting induced (common-mode) EMI.

AD8012

Choosing the Appropriate Turns Ratio for the Transformer
 Increasing the peak-to-peak output signal of the amplifier in the previous example and adding a variation in the turns ratio of the transformer can yield further enhancements to the circuit. The output signal swing of the AD8012 can be increased to about ± 3.9 V before clipping occurs. This increases the peak-to-peak output of the differential amplifier to 15.6 V. Because the signal applied to the primary winding is now bigger, the transformer turns ratio of 1:1 can be replaced with a (step-down) turns ratio of about 1.3:1 (from amplifier to line). This steps the 7.8 V peak-to-peak primary voltage down to 6 V. This is the same secondary voltage of the earlier examples, so the resulting power delivered to the line is the same.

The received signal, which is small relative to the transmitted signal, will, however, be stepped *up* by a factor of 1.3. Amplifying the received signal in this manner enhances its signal-to-noise ratio and is useful when the received signal is small compared to the to-be-transmitted signal.

The impedance reflected from the $135\ \Omega$ line now becomes $228\ \Omega$ ($1.3^2 \times 135\ \Omega$). With a correctly terminated line, the amplifier must now drive a total load of $456\ \Omega$ ($114\ \Omega + 114\ \Omega + 228\ \Omega$), considerably more than the original $270\ \Omega$ load. This reduces the drive current from the op amps by about 40%.

More significant, however, is the reduction in dynamic power consumption—that is, the power the amplifier must consume in order to deliver the load power. Increasing the output signal so that it is as close as possible to the power rails minimizes the power consumed in the amplifier.

There is, however, a price to pay in terms of increased signal distortion. Increasing the output signal of each op amp from the original ± 3 V to ± 3.9 V reduces the spurious-free dynamic range (SFDR) from -65 dB to -50 dB (measured at 500 kHz), even though the overall load impedance has increased from $270\ \Omega$ to $456\ \Omega$.

LAYOUT CONSIDERATIONS


The specified high speed performance of the AD8012 requires careful attention to board layout and component selection. Table I shows recommended component values for the AD8012 and Figures 8–13 show recommended layouts for the 8-lead SOIC and MSOP packages for a positive gain. Proper RF design techniques and low parasitic component selections are mandatory.

The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance ground path. The ground plane should be removed from the area near the input pins to reduce stray capacitance.


Chip capacitors should be used for supply bypassing (see Figure 7). One end should be connected to the ground plane and the other within $1/8$ inch of each power pin. An additional ($4.7\ \mu\text{F}$ to $10\ \mu\text{F}$) tantalum electrolytic capacitor should be connected in parallel.

The feedback resistor should be located close to the inverting input pin in order to keep the stray capacitance at this node to a minimum. Capacitance greater than $1.5\ \text{pF}$ at the inverting input will significantly affect high speed performance when operating at low noninverting gains.

Stripline design techniques should be used for long signal traces (greater than about 1 inch). They should be designed with the proper system characteristic impedance and be properly terminated at each end.



* R_O CHOSEN FOR CHARACTERISTIC IMPEDANCE.



* R_O CHOSEN FOR CHARACTERISTIC IMPEDANCE.

Figure 7. Inverting and Noninverting Configurations

Table I. Typical Bandwidth vs. Gain Setting Resistors

Gain	R_F	R_G	R_T	Small Signal -3 dB BW (MHz), $V_S = \pm 5$ V, $R_L = 1\ \text{k}\Omega$
-1	$750\ \Omega$	$750\ \Omega$	$53.6\ \Omega$	110
+1	$750\ \Omega$	$750\ \Omega$	$49.9\ \Omega$	350
+2	$750\ \Omega$	$750\ \Omega$	$49.9\ \Omega$	150
+10	$750\ \Omega$	$82.5\ \Omega$	$49.9\ \Omega$	40

R_T chosen for $50\ \Omega$ characteristic input impedance.




Figure 8. Universal SOIC Noninverter Top Silkscreen




Figure 11. Universal MSOP Noninverter Top Silkscreen




Figure 9. Universal SOIC Noninverter Top




Figure 12. Universal MSOP Noninverter Top




Figure 10. Universal SOIC Noninverter Bottom





Figure 13. Universal MSOP Noninverter Bottom

AD8012

OUTLINE DIMENSIONS

**8-Lead Standard Small Outline Package [SOIC]
Narrow Body
(R-8)**


Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

8-Lead Mini Small Outline Package [MSOP] (RM-8)

Dimensions shown in millimeters



Revision History

Location	Page
12/03—Data Sheet changed from REV. A to REV. B.	
Renumbered figures and TPCs	Universal
Updated ORDERING GUIDE	5
Updated OUTLINE DIMENSIONS	16