

# 8 MHz Rail-to-Rail Operational Amplifiers

## AD8519/AD8529

### **FEATURES**

Space-Saving SC70 and SOT-23 Packaging Wide Bandwidth: 8 MHz @ 5 V Low Offset Voltage: 1.2 mV Max Rail-to-Rail Output Swing 2.7 V/ms Slew Rate Unity Gain Stable

Single-Supply Operation: 2.7 V to 12 V

### **APPLICATIONS**

Portable Communications
Microphone Amplifiers
Portable Phones
Sensor Interface
Active Filters
PCMCIA Cards
ASIC Input Drivers
Wearable Computers
Battery-Powered Devices
Voltage Reference Buffers
Personal Digital Assistants

### **GENERAL DESCRIPTION**


The AD8519 and AD8529 are rail-to-rail output bipolar amplifiers with a unity gain bandwidth of 8 MHz and a typical voltage offset of less than 1 mV. The AD8519 brings precision and bandwidth to the SC70 and SOT-23 packages. The low supply current makes the AD8519/AD8529 ideal for battery-powered applications. The rail-to-rail output swing of the AD8519/AD8529 is larger than standard video op amps, making them useful in applications that require greater dynamic range than standard video op amps. The 2.7 V/µs slew rate makes the AD8519/AD8529 a good match for driving ASIC inputs such as voice codecs.

The small SC70 package makes it possible to place the AD8519 next to sensors, reducing external noise pickup.


The AD8519/AD8529 is specified over the extended industrial (-40°C to +125°C) temperature range. The AD8519 is available in 5-lead SC70 and SOT-23 packages and an 8-lead SOIC surface-mount package. The AD8529 is available in 8-lead SOIC and MSOP packages.

### PIN CONFIGURATIONS 8-Lead SOIC


R-Lead SOIC (R Suffix)



5-Lead SC70 and SOT-23 (KS and RT Suffixes)



8-Lead SOIC and MSOP (R and RM Suffixes)



REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use. Nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

# AD8519/AD8529—SPECIFICATIONS

# $\textbf{ELECTRICAL CHARACTERISTICS} \; (\textit{V}_{\text{S}} = 5.0 \; \textit{V}, \, \textit{V}_{-} = 0 \; \textit{V}, \, \textit{V}_{\text{CM}} = 2.5 \; \textit{V}, \, \textit{T}_{\text{A}} = 25 ^{\circ} \text{C}, \, \text{unless otherwise noted.})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos	AD8519AKS, AD8519ART		600	1,100	μV
		$-40$ °C $\leq T_A \leq +125$ °C		800	1,300	μV
		AD8519AR (R-8), AD8529		600	1,000	μV
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			1,100	μV
Input Bias Current	$I_B$				300	nA
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			400	nA
Input Offset Current	I <sub>OS</sub>				±50	nA
I . II I. D	7.7	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			±100	nA
Input Voltage Range	V <sub>CM</sub>		0		4	V
Common-Mode Rejection Ratio	CMRR	$0 \text{ V} \leq \text{V}_{\text{CM}} \leq 4.0 \text{ V},$	62	100		αL
Large Signal Voltage Gain	Δ	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ $R_{\text{L}} = 2 \text{ k}\Omega, 0.5 \text{ V} < \text{V}_{\text{OUT}} < 4.5 \text{ V}$	63	100 30		dB V/mV
Large Signal Voltage Gain	A <sub>VO</sub>	$R_L = 2 \text{ k}\Omega, 0.3 \text{ V} < V_{OUT} < 4.5 \text{ V}$ $R_L = 10 \text{ k}\Omega, 0.5 \text{ V} < V_{OUT} < 4.5 \text{ V}$	50	100		V/III V V/mV
		$R_L = 10 \text{ k}\Omega$ , $0.5 \text{ V} \times \text{V}_{OUT} \times 4.5 \text{ V}$ $R_L = 10 \text{ k}\Omega$ , $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	30	100		V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	KL - 10 K22, -40 C S 1A S + 123 C	30	2		μV/°C
Bias Current Drift	$\Delta I_B/\Delta T$			500		pΑ/°C
OUTPUT CHARACTERISTICS	3.7	I - 250 A				
Output Voltage Swing High	V <sub>OH</sub>	$I_{L} = 250 \mu\text{A}$	4.90			V
		$-40$ °C $\leq$ T <sub>A</sub> $\leq$ +125°C I <sub>L</sub> = 5 mA	4.90			V V
Output Voltage Swing Low	V <sub>OL</sub>	$I_L = 3 \text{ mA}$ $I_L = 250 \mu\text{A}$	4.00			v
Output Voltage Swing Low	V OL	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			80	mV
		$I_L = 5 \text{ mA}$			200	mV
Short-Circuit Current	$I_{SC}$	Short to Ground, Instantaneous		±70	200	mA
Maximum Output Current	I <sub>OUT</sub>			±25		mA
POWER SUPPLY	001					
Power Supply Rejection Ratio	PSRR	$V_{S} = 2.7 \text{ V to } 7 \text{ V},$		110		dB
Tower Supply Rejection Ratio	1 SICIC	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$		80		dB
Supply Current/Amplifier	$I_{SY}$	$V_{OUT} = 2.5 \text{ V}$		600	1,200	μA
Supply Surront/Impinier	-51	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$		000	1,400	μA
DYNAMIC PERFORMANCE					-	•
Slew Rate	SR	$1 \text{ V} < \text{V}_{\text{OUT}} < 4 \text{ V}, \text{R}_{\text{L}} = 10 \text{ k}\Omega$		2.9		V/µs
Settling Time	ts	To 0.01%		1,200		ns
Gain Bandwidth Product	GBP			8		MHz
Phase Margin	$\phi_{ m m}$			60		Degrees
NOISE PERFORMANCE						
Voltage Noise	e <sub>n</sub> p-p	0.1 Hz to 10 Hz		0.5		μV p-p
Voltage Noise Density	e <sub>n</sub> P P	f = 1  kHz		10		$nV/\sqrt{Hz}$
Current Noise Density	i <sub>n</sub>	f = 1  kHz		0.4		pA/√ <del>Hz</del>

# $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_S = 3.0 \ V, \ V-=0 \ V, \ V_{CM} = 1.5 \ V, \ T_A = 25 ^{\circ}\text{C}, \ unless \ otherwise \ noted.)$

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V <sub>OS</sub>	AD8519AKS, AD8519ART $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ AD8519AR (R-8), AD8529		700 900 700	1,200 1,400 1,100	μV μV μV
Input Bias Current	т	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			1,200 300	μV nA
Input Offset Current	$I_{\rm B}$ $I_{\rm OS}$				±50	nA
Input Voltage Range	$V_{\rm CM}$		0		2	V
Common-Mode Rejection Ratio	CMRR	$0 \text{ V} \le \text{V}_{\text{CM}} \le 2.0 \text{ V},$				
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	55	75		dB
Large Signal Voltage Gain	$A_{VO}$	$R_L = 2 k\Omega, 0.5 V < V_{OUT} < 2.5 V$	20	20 30		V/mV V/mV
		$R_L = 10 \text{ k}\Omega$	20	30		V/IIIV
OUTPUT CHARACTERISTICS	***	, 250 A	2.00			**
Output Voltage Swing High	V <sub>OH</sub>	$I_L = 250 \mu\text{A}$ $I_L = 5 \text{mA}$	2.90 2.80			V
Output Voltage Swing Low	V <sub>OL</sub>	$I_L = 3 \text{ mA}$ $I_L = 250 \mu\text{A}$	2.00		100	mV
	OL	$I_L = 5 \text{ mA}$			200	mV
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.5 \text{ V to 7 V},$				
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	60	80		dB
Supply Current/Amplifier	$I_{SY}$	$V_{OUT} = 1.5 \text{ V}$		600	1,100	μA
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			1,300	μА
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10 \text{ k}\Omega$		1.5		V/µs
Settling Time Gain Bandwidth Product	t <sub>S</sub> GBP	To 0.01%		2,000 6		ns MHz
Phase Margin	$\phi_{\rm m}$			55		Degrees
NOISE PERFORMANCE	7 111					
Voltage Noise Density	e <sub>n</sub>	f = 1 kHz		10		nV/√ <del>Hz</del>
Current Noise Density	i <sub>n</sub>	f = 1 kHz		0.4		pA/√ <del>Hz</del>

# AD8519/AD8529—SPECIFICATIONS

## $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_S = 2.7 \ V, V_{-} = 0 \ V, V_{CM} = 1.35 \ V, T_A = 25 ^{\circ}\text{C}, \text{ unless otherwise noted.} )$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos	AD8519AKS, AD8519ART		700	1,400	μV
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$		900	1,600	μV
		AD8519AR (R-8), AD8529		700	1,200	μV
I D' C	_	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			1,300	μV
Input Bias Current	$I_{\rm B}$				300	nA
Input Offset Current	I <sub>OS</sub>				±50	nA
Input Voltage Range	V <sub>CM</sub>	0.11.2.1.7.11	0		2	V
Common-Mode Rejection Ratio	CMRR	$0 \text{ V} \leq \text{V}_{\text{CM}} \leq 1.7 \text{ V}, \\ -40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$	55	75		dB
Large Signal Voltage Gain	_	$R_{L} = 2 \text{ k}\Omega, 0.5 \text{ V} < V_{OUT} < 2.2 \text{ V}$	) ) )	20		V/mV
Large Signal Voltage Gain	A <sub>VO</sub>	$R_L = 2 \text{ K}\Omega$ , 0.3 V $\sim$ V <sub>OUT</sub> $\sim$ 2.2 V $R_L = 10 \text{ k}\Omega$	20	30		V/mV
		IV_ = 10 K22	20	<u> </u>		V / 111 V
OUTPUT CHARACTERISTICS						
Output Voltage Swing High	V <sub>OH</sub>	$I_L = 250 \mu\text{A}$	2.60			V
	***	$I_L = 5 \text{ mA}$	2.50		100	V
Output Voltage Swing Low	V <sub>OL</sub>	$I_{L} = 250 \ \mu A$			100	mV
		$I_L = 5 \text{ mA}$			200	mV
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.5 \text{ V to 7 V},$				
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	60	80		dB
Supply Current/Amplifier	$I_{SY}$	$V_{OUT} = 1.35 \text{ V}$		600	1,100	μA
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			1,300	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_{\rm L} = 10 \text{ k}\Omega$		1.5		V/µs
Settling Time	t <sub>S</sub>	To 0.01%		2,000		ns
Gain Bandwidth Product	GBP			6		MHz
Phase Margin	ф <sub>т</sub>			55		Degrees
NOISE PERFORMANCE						
Voltage Noise Density	e <sub>n</sub>	f = 1  kHz		10		$nV/\sqrt{Hz}$
Current Noise Density	in	f = 1  kHz		0.4		pA/√ <del>Hz</del>

# $\textbf{ELECTRICAL CHARACTERISTICS} \; (\textbf{V}_{\text{S}} = 5.0 \; \textbf{V}, \, \textbf{V}_{\text{-}} = -5 \; \textbf{V}, \, \textbf{V}_{\text{CM}} = 0 \; \textbf{V}, \, \textbf{T}_{\text{A}} = 25 ^{\circ} \text{C}, \, \text{unless otherwise noted.})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos	AD8519AKS, AD8519ART		600	1,100	μV
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$		800	1,300	μV
		AD8519AR (R-8), AD8529		600	1,000	μV
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			1,100	μV
Input Bias Current	$I_{\mathrm{B}}$	$V_{CM} = 0 V$			300	nA
		$V_{CM} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			400	nA
Input Offset Current	Ios	$V_{CM} = 0 V$			±50	nA
		$V_{CM} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	_		±100	nA
Input Voltage Range	V <sub>CM</sub>	4077477	<b>-</b> 5		+4	V
Common-Mode Rejection Ratio	CMRR	$-4.9 \text{ V} \le \text{V}_{\text{CM}} \le +4.0 \text{ V},$	7.0	100		1D
I Si I Waltana Cain	_	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	70	100		dB
Large Signal Voltage Gain	A <sub>VO</sub>	$R_L = 2 k\Omega$	50	30		V/mV
		$R_{L} = 10 \text{ k}\Omega$ $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	50 25	200		V/mV V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40 \text{ C} \le 1_{\text{A}} \le +125 \text{ C}$	25	2		μV/°C
Bias Current Drift	$\Delta I_B/\Delta T$			500		pA/°C
	Δ <b>1</b> Β/Δ <b>1</b>					pri C
OUTPUT CHARACTERISTICS						
Output Voltage Swing High	V <sub>OH</sub>	$I_{L} = 250 \mu\text{A}$	4.00			
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	4.90			V V
Output Voltage Swing Low	17	$I_L = 5 \text{ mA}$	4.80			V
Output voltage Swilig Low	V <sub>OL</sub>	$I_L$ = 250 μA -40°C ≤ $T_A$ ≤ +125°C			-4.90	V
		$I_{L} = 5 \text{ mA}$			-4.90 -4.80	V
Short-Circuit Current	I <sub>SC</sub>	Short to Ground, Instantaneous		±70	-1.00	mA
Maximum Output Current	I <sub>OUT</sub>	Short to Ground, instantaneous		±25		mA
	-001					11111
POWER SUPPLY	DCDD	X - 11 5 X - 16 X				
Power Supply Rejection Ratio	PSRR	$V_S = \pm 1.5 \text{ V to } \pm 6 \text{ V},$	60	100		1D
Supply Current/Amplifier	т	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ $V_{\text{OUT}} = 0 \text{ V}$	60	100 600	1,200	dΒ μΑ
Supply Current/Ampliner	$I_{SY}$	$v_{OUT} - 0 V$ $-40^{\circ}C \le T_{A} \le +125^{\circ}C$		000	1,400	μΑ
		-10 C 2 IA 2 T123 C			1,400	μα
DYNAMIC PERFORMANCE						
Slew Rate	SR	$-4 \text{ V} < \text{V}_{\text{OUT}} < +4 \text{ V}, R_{\text{L}} = 10 \text{ k}\Omega$		2.9		V/µs
Settling Time	t <sub>S</sub>	To 0.01%		1,000		ns
Gain Bandwidth Product	GBP			8		MHz
Phase Margin	ф <sub>m</sub>			60		Degrees
NOISE PERFORMANCE						
Voltage Noise Density	e <sub>n</sub>	f = 1  kHz		10		$nV/\sqrt{Hz}$
Current Noise Density	i <sub>n</sub>	f = 1  kHz		0.4		pA/√ <del>Hz</del>

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage	
Input Voltage <sup>2</sup>	±6 V
Differential Input Voltage <sup>3</sup>	±0.6 V
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature Range	-65°C to +150°C
Lead Temperature Range (Soldering, 60 sec)	300°C

#### NOTES

Package Type	θ <sub>JA</sub> *	$\theta_{ m JC}$	Unit
5-Lead SC70 (KS)	376	126	°C/W
5-Lead SOT-23 (RT)	230	146	°C/W
8-Lead SOIC (R)	158	43	°C/W
8-Lead MSOP (RM)	210	45	°C/W

 $<sup>^*\</sup>theta_{JA}$  is specified for worst-case conditions, i.e.,  $\theta_{JA}$  is specified for device soldered in circuit board for SOT-23 and SOIC packages.

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding Information
AD8519AKS*	–40°C to +125°C	5-Lead SC70	KS-5	A3B
AD8519ART*	–40°C to +125°C	5-Lead SOT-23	RT-5	A3A
AD8519AR	−40°C to +125°C	8-Lead SOIC	R-8	
AD8529AR	–40°C to +125°C	8-Lead SOIC	R-8	
AD8529ARM*	−40°C to +125°C	8-Lead MSOP	RM-8	A5A

<sup>\*</sup>Available in reels only.

### CAUTION \_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8519/AD8529 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




<sup>&</sup>lt;sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


 $<sup>^2</sup>$ For supply voltages less than  $\pm 6$  V, the input voltage is limited to less than or equal to the supply voltage.

 $<sup>^{3}</sup>$ For differential input voltages greater than  $\pm 0.6$  V, the input current should be limited to less than 5 mA to prevent degradation or destruction of the input devices.


# Typical Performance Characteristics—AD8519/AD8529




TPC 1. Input Offset Voltage Distribution




TPC 2. Supply Current per Amplifier vs. Supply Voltage




TPC 3. Supply Current per Amplifier vs. Temperature




TPC 4. Input Bias Current vs. Common-Mode Voltage




TPC 5. Common-Mode Rejection vs. Common-Mode Voltage




TPC 6. Open-Loop Gain, Phase vs. Frequency




TPC 7. Closed-Loop Gain vs. Frequency




TPC 8. CMRR vs. Frequency




TPC 9. PSRR vs. Frequency




TPC 10. Overshoot vs. Capacitance Load




TPC 11. Step Size vs. Settling Time




TPC 12. Output Swing vs. Frequency




TPC 13. Output Impedance vs. Frequency




TPC 14. AD8519 Voltage Noise Density




TPC 15. AD8519 Current Noise Density




TPC 16. 0.1 Hz to 10 Hz Noise



TPC 17. No Phase Reversal



TPC 18. Small Signal Transient Response



TPC 19. Large Signal Transient Response

#### APPLICATIONS INFORMATION

#### **Maximum Power Dissipation**

The maximum power that can be safely dissipated by the AD8519/AD8529 is limited by the associated rise in junction temperature. The maximum safe junction temperature is 150°C for these plastic packages. If this maximum is momentarily exceeded, proper circuit operation will be restored as soon as the die temperature is reduced. Operating the product in the "overheated" condition for an extended period can result in permanent damage to the device.

### **Precision Full-Wave Rectifier**

Slew rate is probably the most underestimated parameter when designing a precision rectifier. Yet without a good slew rate large glitches will be generated during the period when both diodes are off.

Let's examine the operation of the basic circuit (shown in Figure 1) before considering slew rate further. U1 is set up to have two states of operation. D1 and D2 diodes switch the output between the two states. State one is an inverter with a gain of +1, and state two is a simple unity gain buffer where the output is equal to the value of the virtual ground. The virtual ground is the potential present at the noninverting node of the U1. State one is active when  $V_{\rm IN}$  is larger than the virtual ground. D2 is on in this condition. If  $V_{\rm IN}$  drops below virtual ground, D2 turns off and D1 turns on. This causes the output of U1 to simply buffer the virtual ground and this configuration is state two. So, the function of U1, which results from these two states of operation, is a half wave inverter. The U2 function takes the inverted half wave at a gain of two and sums it into the original  $V_{\rm IN}$  wave, which outputs a rectified full wave.

$$V_{OUT} = V_{IN} - 2 \left| V_{IN}^{-1} < 0 \right|$$

This type of rectifier can be very precise if the following electrical parameters are adhered to:

- 1. All passive components should be of tight tolerance, 1% resistors and 5% capacitors.
- If the application circuit requires high impedance (i.e., direct sensor interface), then a FET amplifier is probably a better choice than the AD8519.
- 3. An amp such as the AD8519, which has a great slew rate specification, will yield the best result because the circuit involves




Figure 1. Precision Full-Wave Rectifier

Switching glitches are caused when D1 and D2 are both momentarily off. This condition occurs every time the input signal is equal to the virtual ground potential. When this condition occurs, the U1 stage is taken out of the  $V_{\rm OUT}$  equation and  $V_{\rm OUT}$  is equal to  $V_{\rm IN} \times R5 \times (R4 \parallel R1 + R2 + R3)$ . Note that Node A should be  $V_{\rm IN}$  inverted or virtual ground, but in this condition Node A is simply tracking  $V_{\rm IN}$ . Given a sine wave input centered around virtual ground, glitches are generated at the sharp negative peaks of the rectified sine wave. If the glitches are hard to notice on an oscilloscope, raise the frequency of the sine wave until they become apparent. The size of the glitches is proportional to the input frequency, the diode turn-on potential (0.2 V or 0.65 V), and the slew rate of the op amp.

R6 and R7 are both necessary to limit the amount of bias current related voltage offset. Unfortunately, there is no "perfect" value for R6 because the impedance at the inverting node is altered as D1 and D2 switch. Therefore, there will also be some unresolved bias current related offset. To minimize this offset, use lower value resistors or choose a FET amplifier if the optimized offset is still intolerable.

The AD8519 offers a unique combination of speed versus power ratio at 2.7 V single supply, small size (SC70 and SOT-23), and low noise that make it an ideal choice for most high volume and high precision rectifier circuits.

### 10× Microphone Preamp Meets PC99 Specifications

This circuit, while lacking a unique topology, is anything but featureless when an AD8519 is used as the op amp. This preamp gives 20 dB gain over a frequency range of 20 Hz to 20 kHz and is fully PC99 compliant in all parameters including THD+N, dynamic range, frequency range, amplitude range, crosstalk, and so on. Not only does this preamp comply with the PC99 specifications, it far surpasses them. In fact, this preamp has a V<sub>OUT</sub> noise of around 100 dB, which is suitable for most professional 20-bit audio systems. Referred to input noise is 120 dB. At 120 dB THD+N in unity gain, the AD8519 is suitable for 24-bit professional audio systems. In other words, the AD8519 will not be the limiting performance factor in audio systems despite its small size and low cost.

Slew rate related distortion would not be present at the lower voltages because the AD8519 is so fast at  $2.1~V/\mu s$ . A general rule of thumb for determining the necessary slew rate for an audio system is to take the maximum output voltage range of the device given the design's power rails and divide by two. In Figure 2, the power rails are 2.7~V and the output is rail-to-rail. Enter these numbers into the equation: 2.7/2 is 1.35~V and the minimum ideal slew rate is  $1.35~V/\mu s$ .

While this data sheet gives only one audio example, many audio circuits are enhanced with the use of the AD8519. Following are a few examples: active audio filters such as bass, treble, and equalizers; PWM filters at the output of audio DACs; buffers and summers for mixing stations; and gain stages for volume control.




Figure 2. 10× Microphone Preamplifier

### **Two-Element Varying Bridge Amplifier**

There are a host of bridge configurations available to designers. For a complete analysis, look at the ubiquitous bridge and its different forms. Please refer to the 1992 Amplifier Applications Guide\*.

Figure 3 is a schematic of a two-element varying bridge. This configuration is commonly found in pressure and flow transducers. With two-elements varying, the signal will be 2× as compared to a single-element varying bridge. The advantages of this type of bridge are gain setting range, no signal input equals 0 V out, and single-supply application. Negative characteristics are nonlinear operation and required R matching. Given these sets of conditions, requirements, and characteristics, the AD8519 can be successfully used in this configuration because of its rail-to-rail output and low offset. Perhaps the greatest benefits of the AD8519, when used in the bridge configuration, are the advantages it can bring when placed in a remote bridge sensor. For example, the tiny SC70 and SOT-23 packages will reduce the overall sensor size; low power allows for remote powering via batteries or solar cells, high output current drive to drive a long cable, and 2.7 V operation for two-cell operation.




Figure 3. Two-Element Varying Bridge Amplifier


```
* AD8519/AD8529 SPICE Macro-model
                                                    * PSRR=100dB, ZERO AT 200Hz
* 10/98, Ver. 1
* TAM / ADSC
                                                   RPS1 70 0 1E6
                                                   RPS2 71 0 1E6
* Copyright 1998 by Analog Devices
                                                   CPS1 99 70 1E-5
                                                   CPS2 50 71 1E-5
* Refer to "README.DOC" file for License State-
                                                   EPSY 98 72 POLY(2) (70,0) (0,71) 0 1 1
* ment. Use of this model
                                                   RPS3 72 73 1.59E6
* indicates your acceptance of the terms and
                                                   CPS3 72 73 500E-12
                                                   RPS4 73 98 15.9
* provisions in the License
* Statement.
                                                    * POLE AT 20MHz, ZERO AT 60MHz
* Node Assignments
                  noninverting input
                                                   G1 21 98 (5,6) 5.88E-6
                                                   R1 21 98 170E3
                       inverting input
                           positive supply
                                                   R2 21 22 85E3
                                                   C2 22 98 40E-15
                                negative supply
                                    output
                                                    * GAIN STAGE
                                                   G2 25 98 (21,98) 37.5E-6
.SUBCKT AD8519
                  1
                       2
                           99
                               50
                                    45
                                                   R5 25 98 1E7
                                                   CF 45 25 5E-12
*INPUT STAGE
                                                   D3 25 99 DX
Q1 5 7 15 PIX
                                                   D4 50 25 DX
Q2 6 2 15 PIX
                                                   * OUTPUT STAGE
IOS 1 2 1.25E-9
I1 99 15 200E-6
EOS 7 1 POLY(2) (14,98) (73,98) 1E-3 1 1
                                                   Q3 45 41 99 POUT
RC1 5 50 2E3
                                                   Q4 45 43 50 NOUT
RC2 6 50 2E3
                                                   EB1 99 40 POLY(1) (98,25) 0.594 1
C1 5 6 1.3E-12
                                                   EB2 42 50 POLY(1) (25,98) 0.594 1
D1 15 8 DX
                                                   RB1 40 41 500
                                                   RB2 42 43 500
V1 99 8 DC 0.9
* INTERNAL VOLTAGE REFERENCE
                                                    * MODELS
EREF 98 0 POLY(2) (99,0) (50,0) 0 .5 .5
                                                    .MODEL PIX PNP (BF=500, IS=1E-14, KF=5E-6)
ISY 99 50 300E-6
                                                    .MODEL POUT PNP (BF=100, IS=1E-14, BR=0.517)
                                                    .MODEL NOUT NPN (BF=100, IS=1E-14, BR=0.413)
* CMRR=100dB, ZERO AT 1kHz
                                                    .MODEL DX D(IS=1E-14,CJO=1E-15)
                                                    .ENDS AD8519
ECM 13 98 POLY(2) (1,98) (2,98) 0 0.5 0.5
RCM1 13 14 1E6
RCM2 14 98 10
CCM1 13 14 240E-12
```

### **OUTLINE DIMENSIONS**

### 8-Lead Standard Small Outline Package [SOIC] Narrow Body

(R-8)


Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## 8-Lead Mini Small Outline Package [MSOP] (RM-8)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-187AA

### 5-Lead Plastic Surface Mount Package [SC70] (KS-5)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-203AA

## 5-Lead Plastic Surface Mount Package [SOT-23] (RT-5)

Dimensions shown in millimeters



**COMPLIANT TO JEDEC STANDARDS MO-178AA** 

## **Revision History**

LocationPage2/03—Data Sheet changed from REV. B to REV. C.UniversalChanged μSOIC to MSOPUniversalChanged SO-8 to R-8UniversalChanges to Precision Full-Wave Rectifier section9Changes to 10× Microphone Preamp Meets PC99 Specifications section9Undeted OUTLINE DIMENSIONS12