AFE5805 RCB 24

AFE5805

8-CHANNEL ANALOG FRONT-END FOR ULTRASOUND

- **2** 8-Channel Complete Analog Front-End: - LNA, VCA, PGA, LPF, and ADC
- • **Ultra-Low Noise:**
	- **0.85nV/√Hz (TGC)**
	- **– 1.1nV/√Hz (CW)**
- • **Low Power:**
	- 122mW/Channel (40MSPS)
- • **Low-Noise Pre-Amp (LNA):**
	- **–**
	- **– 250mVPP Linear Input Range**
- • **Variable-Gain Amplifier:**
	- **– Gain Control Range: 46dB** channels of the AFE5805.
- •
- •
	- **– Selectable BW: 10MHz, 15MHz**
	- **–**
- •**Gain Error: ±0.5dB**
- •
- •Distortion, HD2: -45dBc at 0.2V_{PP} Input
- **Clamping Control**
- •**Fast Overload Recovery**
- • **12-Bit Analog-to-Digital Converter:**
	- **–**
	- **– 69.5dB SNR at 10MHz**
	- **– 6dB Overload Recovery Within One Clock Cycle**
	- **– Serial LVDS Interface**
	- **Internal and External Reference**
	- **– Single-Ended or Differential Clock Input**
- •**Integrated CW Switch Matrix**
- **15mm** [×] **9mm, 135-BGA Package:**
	- **– Pb-Free (RoHS-Compliant) and Green**

APPLICATIONS

- **Medical Imaging, Ultrasound**
	- **– Portable Systems**

¹FEATURES DESCRIPTION

The AFE5805 is a complete analog front-end device specifically designed for ultrasound systems that require low power and small size.

**The AFE5805 consists of eight channels, including a
low-noise amplifier (LNA), voltage-controlled** voltage-controlled attenuator (VCA), programmable gain amplifier (PGA), low-pass filter (LPF), and ^a 12-bit analog-to-digital converter (ADC) with low voltage differential signaling (LVDS) data outputs.

The LNA gain is set for 20dB gain, and has excellent noise and signal handling capabilities, including fast overload recovery. VCA gain can vary over ^a 46dB range with a 0V to 1.2V control voltage common to all channels of the AFE5805.

 PGA Gain Settings: 20dB, 25dB, 27dB, 30dB The PGA can be programmed for gains of 20dB, **Low-Pass Filter:** 25dB, 27dB, and 30dB. The internal low-pass filter can also be programmed to 10MHz or 15MHz.

The LVDS outputs of the ADC reduce the number of interface lines to an ASIC or FPGA, thereby enabling the high system integration densities desired for **Channel Matching: ±0.8dB** portable systems. The ADC can either be operated with internal or external references. The ADC also features ^a signal-to-noise ratio (SNR) enhancement mode that can be useful at high gains.

> The AFE5805 is available in a 15mm \times 9mm, 135-ball BGA package that is Pb-free (RoHS-compliant) and green. It is specified for operation from 0°C to +70°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All [trademarks](http://pdf.dzsc.com/) are the property of their respective owners.

AFE5805

Block Diagram

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGING/ORDERING INFORMATION(1)(2)

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) These packages conform to Lead (Pb)-free and green manufacturing specifications. Additional details including specific material content can be accessed at www.ti.com/leadfree.

GREEN: Ti defines Green to mean Lead (Pb)-Free and in addition, uses less package materials that do not contain halogens, including bromine (Br), or antimony (Sb) above 0.1%of total product weight. N/A: Not yet available Lead (Pb)-Free; for estimated conversion dates, go to www.ti.com/leadfree. Pb-FREE: Ti defines Lead (Pb)-Free to mean RoHS compatible, including ^a lead concentration that does not exceed 0.1% of total product weight, and, if designed to be soldered, suitable for use in specified lead-free soldering processes.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

(1) Stresses above these ratings may cause permanent damage. Exposure to *absolute maximum conditions* for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

The absolute maximum junction temperature under any condition is limited by the constraints of the silicon process.

(3) The absolute maximum junction temperature for continuous operation is limited by the package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

SBOS421A–MARCH 2008–REVISED MARCH 2008

RECOMMENDED OPERATING CONDITIONS

ELECTRICAL CHARACTERISTICS

AVDD_5V ⁼ 5.0V, AVDD1 ⁼ VDD2 ⁼ DVDD ⁼ 3.3V, LVDD ⁼ 1.8V, single-ended input into LNA, ac-coupled with 1.0µF, $\rm V_{CNTL}$ = 1.0V, f_{IN} 5MHz, Clock = 40MSPS, 50% duty cycle, –1dBFS input magnitude, internal reference mode, I_{SET} = 56kΩ, LVDS buffer setting = 3.5mA, at ambient temperature T_A = +25°C, unless otherwise noted.

(1) Excludes digital gain within ADC.

(2) Excludes error of internal reference.

SBOS421A–MARCH 2008–REVISED MARCH 2008

ELECTRICAL CHARACTERISTICS (continued)

AVDD_5V ⁼ 5.0V, AVDD1 ⁼ VDD2 ⁼ DVDD ⁼ 3.3V, LVDD ⁼ 1.8V, single-ended input into LNA, ac-coupled with 1.0µF, $\rm V_{CNTL}$ = 1.0V, f_{IN} 5MHz, Clock = 40MSPS, 50% duty cycle, –1dBFS input magnitude, internal reference mode, I_{SET} = 56kΩ, LVDS buffer setting = 3.5mA, at ambient temperature T_A = +25°C, unless otherwise noted.

(3) CW outputs require an externally applied bias voltage of +2.5V.

Current drawn by the eight ADC channels from the external reference voltages; sourcing for VREF_T, sinking for VREF_B.

ELECTRICAL CHARACTERISTICS (continued)

AVDD_5V ⁼ 5.0V, AVDD1 ⁼ VDD2 ⁼ DVDD ⁼ 3.3V, LVDD ⁼ 1.8V, single-ended input into LNA, ac-coupled with 1.0µF, $\rm V_{CNTL}$ = 1.0V, f_{IN} 5MHz, Clock = 40MSPS, 50% duty cycle, –1dBFS input magnitude, internal reference mode, I_{SET} = 56kΩ, LVDS buffer setting = 3.5mA, at ambient temperature T_A = +25°C, unless otherwise noted.

(5) At VCA_PD pin pulled high; see also Power-Down Timing diagram.

DIGITAL CHARACTERISTICS

DC specifications refer to the condition where the digital outputs are not switching, but are permanently at ^a valid logic level '0' or '1'. At C_{LOAD} = 5pF⁽¹⁾, I_{OUT} = 3.5mA⁽²⁾, R_{LOAD} = 100Ω⁽²⁾, and no internal termination, unless otherwise noted.

(1) $\,$ C_{LOAD} is the effective external single-ended load capacitance between each output pin and ground.

(2) I_{OUT} refers to the LVDS buffer current setting; R_{LOAD} is the differential load resistance between the LVDS output pair.

PIN CONFIGURATION

ZCF PACKAGE 135-BGA BOTTOM VIEW

ZCF PACKAGE 135-BGA CONFIGURATION MAP (TOP VIEW)

Legend: AVDD1
AVDD2

DVDD LVDD

AVDD2 +3.3V; Analog +3.3V; Analog +1.8V; Digital +5V; Analog AVDD_5V

Analog Ground Analog Ground Digital Ground AVSS1 AVSS2 LVSS

SBOS421A–MARCH 2008–REVISED MARCH 2008

Table 1. TERMINAL FUNCTIONS

LVDS TIMING DIAGRAM

(1) Referenced to ADC Input (internal mode) for illustration purposes only.

DEFINITION OF SETUP AND HOLD TIMES

TIMING CHARACTERISTICS(1)

(1) Timing parameters are ensured by design and characterization; not production tested.

SERIAL INTERFACE

The AFE5805 has a set of internal registers that can be accessed through the serial interface formed by pins \overline{CS} (chip select, active low), SCLK (serial interface clock), and SDATA (serial interface data). When CS is low, the following actions occur:

- •Serial shift of bits into the device is enabled
- •SDATA (serial data) is latched at every rising edge of SCLK
- •SDATA is loaded into the register at every 24th SCLK rising edge

If the word length exceeds ^a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active $\overline{\text{CS}}$ pulse. The first eight bits form the register address and the remaining 16 bits form the register data. The interface can work with SCLK frequencies from 20MHz down to very low speeds (a few hertz) and also with ^a non-50% SCLK duty cycle.

Register Initialization

After power-up, the internal registers *must* be initialized to the respective default values. Initialization can be done in one of two ways:

- 1. Through a hardware reset, by applying a low-going pulse on the ADS RESET pin; or
- 2. Through ^a software reset; using the serial interface, set the S_RST bit high. Setting this bit initializes the internal registers to the respective default values and then self-resets the bit low. In this case, the ADS_RESET pin stays high (inactive).

Serial Port Interface (SPI) Information

Figure 1. Typical Connection Diagram for the SPI Control Lines

SERIAL INTERFACE TIMING

Internally-Generated VCA Control Signals

VCA_SCLK and VCA_SDATA signals are generated if:

- •Registers with address 16, 17, or 18 (Hex) are written to
- •EN_SM is HIGH

SERIAL REGISTER MAP

Table 2. SUMMARY OF FUNCTIONS SUPPORTED BY SERIAL INTERFACE(1)(2)(3)(4)

(1) The unused bits in each register (identified as blank table cells) must be programmed as '0'.

(2) $X = \text{ Register bit referenced by the corresponding name and description (default is 0).}$

(3) Bits marked as '0' should be forced to 0, and bits marked as '1' should be forced to 1 wh

 X = Register bit referenced by the corresponding name and description (default is 0).

Bits marked as '0' should be forced to 0, and bits marked as '1' should be forced to 1 when the particular register is programmed.

(4) Multiple functions in ^a register should be programmed in ^a single write operation.

Table 2. SUMMARY OF FUNCTIONS SUPPORTED BY SERIAL INTERFACE (continued)

SUMMARY OF FEATURES

AFE5805

SBOS421A–MARCH 2008–REVISED MARCH 2008

DESCRIPTION OF SERIAL REGISTERS

SOFTWARE RESET

Software reset is applied when the RST bit is set to '1'; setting this bit resets all internal registers and self-clears to '0'.

VCA Register Information

(1) Bits D0 and D1 of register 16 are forced to '1'.

- • VCA_SCLK and VCA_SDATA become active only when one of the registers 16, 17 or 18 (address in hex) of the AFE5805 are written into.
- • The contents of all three registers (total 40 bits) are written on VCA_SDATA even if only one of the above registers is written into. This condition is only valid if the content of the register has changed because of the most recent write. Writing contents that are the same as existing contents does not trigger activity on VCA_SDATA.
- • For example, if register 17 is written into after ^a RESET is applied, then the contents of register 17 as well as the default values of the bits in registers 16 and 18 are written into VCA_SDATA.
- • If register 16 is then written to, then the new contents of register 16, the previously written contents of register 17, and the default contents of register 18 are written into VCA_SDATA. Note that regardless of what is written into D0 and D1 of register 16, the respective outputs on VCA_SDATA are always '1'.
- • Alternatively, all three registers (16, 17 and 18) can also be written within one write cycle of the ADC serial interface. In that case, there would be 48 consecutive SCLK edges within the same CS active window.
- • VCA_SCLK is generated using an oscillator (running at approximately 6MHz) inside the AFE5805, but the oscillator is gated so that it is active only during the write operation of the 40 VCA bits.

VCA Reset

- •VCA_CS should be permanently connected to the RST-input.
- •When VCA CS goes high (either because of an active low pulse on ADC_RESET for more than 10ns or as a result or setting bit RES_VCA), the following functions are performed inside the AFE5805:
	- Bits D0 and D1 of register 16 are forced to '1'
	- All other bits in registers 16, 17 and 18 are RESET to the respective default values ('0' for all bits except D5 of register 16 which is set to ^a default of '1').
	- No activity on signals VCA_SCLK and VCA_SDATA.
- •If bit RES_VCA has been set to '1', then the state machine is in the RESET state until RES_VCA is set to '0'.

SBOS421A–MARCH 2008–REVISED MARCH 2008

VCA Register Map

Byte 1—Control Byte Register Map

Byte 2—First Data Byte

Byte 3—Second Data Byte

Byte 4—Third Data Byte

Byte 5—Fourth Data Byte

Clamp Level and LPF Bandwidth Setting

PGA Gain Setting

CW Switch Matrix Control for Each Channel

POWER-DOWN MODES

Each of the eight channels can be individually powered down. PDN_CH<N> controls the power-down mode for the ADC channel <N>.

In addition to channel-specific power-down, the AFE5805 also has two global power-down modes: partial power-down mode and complete power-down mode. Partial power-down mode partially powers down the chip; recovery from this mode is much quicker, provided that the clock has been running for at least 50µ^s before exiting this mode. Complete power-down mode, on the other hand, completely powers down the chip, and involves ^a much longer recovery time.

In addition to programming the device for either of these two power-down modes (through either the PDN_PARTIAL or PDN_COMPLETE bits, respectively), the PD pin itself can be configured as either ^a partial power-down pin or ^a complete power-down pin control. For example, if PDN_PIN_CFG ⁼ 0 (default), when the PD pin is high, the device enters complete power-down mode. However, if PDN_PIN_CFG = 1, when the PD pin is high, the device enters partial power-down mode.

LVDS DRIVE PROGRAMMABILITY

The LVDS drive strength of the bit clock (LCLK_P or LCLK_N) and the frame clock (ADCLK_P or ADCLK_N) can be individually programmed. The LVDS drive strengths of all the data outputs OUT_P and OUT_N can also be programmed to the same value.

All three drive strengths (bit clock, frame clock, and data) are programmed using sets of three bits. Table 3 shows an example of how the drive strength of the bit clock is programmed (the method is similar for the frame clock and data drive strengths).

ILVDS LCLK<2>	ILVDS LCLK<1>	ILVDS LCLK<0>	LVDS DRIVE STRENGTH FOR LCLK _P AND LCLK _N
			3.5mA (default)
			2.5mA
			1.5mA
			0.5mA
			7.5mA
			6.5mA
			5.5mA
			4.5mA

Table 3. Bit Clock Drive Strength(1)

(1) Current settings lower than 1.5mA are not recommended.

SBOS421A–MARCH 2008–REVISED MARCH 2008

LVDS INTERNAL TERMINATION PROGRAMMING

The LVDS buffers have high-impedance current sources that drive the outputs. When driving traces with characteristic impedances that are not perfectly matched with the termination impedance on the receiver side, there may be reflections back to the LVDS output pins of the AFE5805 that cause degraded signal integrity. By enabling an internal termination (between the positive and negative outputs) for the LVDS buffers, the signal integrity can be significantly improved in such scenarios. To set the internal termination mode, the EN_LVDS_TERM bit should be set to '1'. Once this bit is set, the internal termination values for the bit clock, frame clock, and data buffers can be independently programmed using sets of three bits. Table 4 shows an example of how the internal termination of the LVDS buffer driving the bit clock is programmed (the method is similar for the frame clock and data drive strengths). These termination values are only typical values and can vary by several percentages across temperature and from device to device.

Table 4. Bit Clock Internal Termination

LOW-FREQUENCY NOISE SUPPRESSION MODE

The low-frequency noise suppression mode is especially useful in applications where good noise performance is desired in the frequency band of 0MHz to 1MHz (around dc). Setting this mode shifts the low-frequency noise of the AFE5805 to approximately $f_s/2$, thereby moving the noise floor around dc to a much lower value. LFNS CH<8:1> enables this mode individually for each channel.

ANALOG INPUT INVERT

Normally, the IN_P pin represents the positive analog input pin, and IN_N represents the complementary negative input. Setting the bits marked INVERT CH<8:1> (individual control for each channel) causes the inputs to be swapped. IN_N now represents the positive input, and IN_P the negative input.

LVDS TEST PATTERNS

The AFE5805 can output ^a variety of test patterns on the LVDS outputs. These test patterns replace the normal ADC data output. Setting EN_RAMP to '1' causes all the channels to output a repeating full-scale ramp pattern. The ramp increments from zero code to full-scale code in steps of 1LSB every clock cycle. After hitting the full-scale code, it returns back to zero code and ramps again.

The device can also be programmed to output ^a constant code by setting SINGLE_CUSTOM_PAT to '1', and programming the desired code in BITS_CUSTOM1<11:0>. In this mode, BITS_CUSTOM<11:0> take the place of the 12-bit ADC data at the output, and are controlled by LSB-first and MSB-first modes in the same way as normal ADC data are.

The device may also be made to toggle between two consecutive codes by programming DUAL_CUSTOM_PAT to '1'. The two codes are represented by the contents of BITS_CUSTOM1<11:0> and BITS_CUSTOM2<11:0>.

In addition to custom patterns, the device may also be made to output two preset patterns:

- 1. **Deskew patten:** Set using PAT_DESKEW, this mode replaces the 12-bit ADC output D<11:0> with the 0101010101 word.
- 2. **Sync pattern:** Set using PAT_SYNC, the normal ADC word is replaced by ^a fixed 111111000000 word.

Note that only one of the above patterns should be active at any given instant.

PROGRAMMABLE GAIN

The AFE5805, through its registers, allows for ^a digital gain to be programmed for each channel. This programmable gain can be set to achieve the full-scale output code even with ^a lower analog input swing. The programmable gain not only fills the output code range of the ADC, but also enhances the SNR of the device by using quantization information from some extra internal bits. The programmable gain for each channel can be individually set using ^a set of four bits, indicated as GAIN_CHN<3:0> for Channel N. The gain setting is coded in binary from 0dB to 12dB, as shown in Table 5.

Table 5. Gain Setting for Channel 1

CLOCK, REFERENCE, AND DATA OUTPUT MODES

INPUT CLOCK

The AFE5805 is configured by default to operate with a single-ended input clock; CLK_P is driven by a CMOS clock and CLK_M is tied to '0'. However, by programming DIFF_CLK to '1', the device can be made to work with a differential input clock on CLK_p and CLK_M . Operating with a low-jitter differential clock generally provides better SNR performance, especially at input frequencies greater than 30MHz.

In cases where the duty cycle of the input clock falls outside the 45% to 55% range, it is recommended to enable an internal duty cycle correction circuit. Enable this circuit by setting the EN_DCC bit to '1'.

EXTERNAL REFERENCE

The AFE5805 can be made to operate in external reference mode by pulling the INT/EXT pin to '0'. In this mode, the REF_T and REF_B pins should be driven with voltage levels of 2.5V and 0.5V, respectively, and must have enough drive strength to drive the switched capacitance loading of the reference voltages by each ADC. The advantage of using the external reference mode is that multiple AFE5805 units can be made to operate with the same external reference, thereby improving parameters such as gain matching across devices. However, in applications that do not have an available high drive, differential external reference, the AFE5805 can still be driven with a single external reference voltage on the V_{CM} pin. When EXT_REF_VCM is set as '1' (and the INT/EXT pin is set to '0'), the V_{CM} pin is configured as an input pin, and the voltages on REF_T and REF_B are generated as shown in Equation 1 and Equation 2.

BIT CLOCK PROGRAMMABILITY

The output interface of the AFE5805 is normally ^a DDR interface, with the LCLK rising edge and falling edge transitions in the middle of alternate data windows. Figure 2 shows this default phase.

Figure 2. LCLK Default Phase

The phase of LCLK can be programmed relative to the output frame clock and data using bits PHASE_DDR<1:0>. Figure 3 shows the LCLK phase modes.

AFE5805

SBOS421A–MARCH 2008–REVISED MARCH 2008

In addition to programming the phase of LCLK in the DDR mode, the device can also be made to operate in SDR mode by setting the EN_SDR bit to '1'. In this mode, the bit clock (LCLK) is output at 12 times the input clock, or twice the rate as in DDR mode. Depending on the state of FALL_SDR, LCLK may be output in either of the two manners shown in Figure 4. As Figure 4 illustrates, only the LCLK rising (or falling) edge is used to capture the output data in SDR mode.

Figure 4. SDR Interface Modes

The SDR mode does not work well beyond 40MSPS because the LCLK frequency becomes very high.

DATA OUTPUT FORMAT MODES

The ADC output, by default, is in straight offset binary mode. Programming the BTC_MODE bit to '1' inverts the MSB, and the output becomes binary two's complement mode.

Also by default, the first bit of the frame (following the rising edge of $ADCLK_P$) is the LSB of the ADC output. Programming the MSB_FIRST mode inverts the bit order in the word, and the MSB is output as the first bit following the ADCL $K_{\rm P}$ rising edge.

AFE5805

TYPICAL CHARACTERISTICS

 $AVDD_5V = 5.0V$, $AVDD1 = VDD2 = DVDD = 3.3V$, $LVDD = 1.8V$, single-ended input into LNA, ac-coupled with 1.0µF, $\rm V_{CNTL}$ = 1.0V, f_{IN} 5MHz, Clock = 40MSPS, 50% duty cycle, –1dBFS input magnitude, internal reference mode, I_{SET} = 56kΩ, LVDS buffer setting = 3.5mA, at ambient temperature T_A = +25°C, unless otherwise noted.

www.ti.com

Texas **TRUMENTS**

Ji j

SBOS421A–MARCH 2008–REVISED MARCH 2008

APPLICATION INFORMATION

CLOCK INPUT

The eight channels on the device operate from ^a single ADCLK input. To ensure that the aperture delay and jitter are the same for all channels, the AFE5805 uses ^a clock tree network to generate individual sampling clocks to each channel. The clock paths for all the channels are matched from the source point to the sampling circuit. This architecture ensures that the performance and timing for all channels are identical. The use of the clock tree for matching introduces an aperture delay that is defined as the delay between the rising edge of ADCLK and the actual instant of sampling. The aperture delays for all the channels are matched to the best possible extent. A mismatch of ±20ps (±3σ) could exist between the aperture instants of the eight ADCs **Figure 10. Internal Clock Buffer** within the same chip. However, the aperture delays of ADCs across two different chips can be several hundred picoseconds apart.

The AFE5805 can operate either in CMOS single-ended clock mode (default is DIFF CLK = 0) or differential clock mode (SINE, LVPECL, or LVDS). In the single-ended clock mode, CLK_M must be forced to $0V_{DC}$, and the single-ended CMOS applied on the CLK_P pin. Figure 9 shows this operation.

Figure 9. Single-Ended Clock Driving Circuit (DIFF_CLK ⁼ 0)

When configured for the differential clock mode (register bit DIFF_CLK ⁼ 1) the ADS528x clock inputs **Figure 12. Single-Ended Clock Driving Circuit** \overline{C} can be driven differentially (SINE, LVPECL, or LVDS) with little or no difference in performance between them, or with ^a single-ended (LVCMOS). The common-mode voltage of the clock inputs is set to V_{CM} using internal 5kΩ resistors, as shown in Figure 10. This method allows using transformer-coupled drive circuits for ^a sine wave clock or ac-coupling for LVPECL and LVDS clock sources, as shown in Figure 11 and Figure 12. When operating in the differential clock mode, the single-ended CMOS clock can be ac-coupled to the CLK_P input, with CLK_M connected to ground with a 0.1µF capacitor, as Figure 12 shows.

Figure 11. Differential Clock Driving Circuit (DIFF_CLK ⁼ 1)

For best performance, the clock inputs must be driven differentially, reducing susceptibility to common-mode noise. For high input frequency sampling, it is recommended to use ^a clock source with very low jitter. Bandpass filtering of the clock source can help reduce the effect of jitter. If the duty cycle deviates from 50% by more than 2% or 3%, it is recommended to enable the DCC through register bit EN_DCC.

TEXAS INSTRUMENTS www.ti.com

REFERENCE CIRCUIT

The digital beam-forming algorithm in an ultrasound system relies on gain matching across all receiver channels. A typical system would have about 12 octal ADCs on the board. In such ^a case, it is critical to ensure that the gain is matched, essentially requiring the reference voltages seen by all the ADCs to be the same. Matching references within the eight channels of ^a chip is done by using ^a single internal reference voltage buffer. Trimming the reference voltages on each chip during production ensures that the reference voltages are well-matched across different chips.

All bias currents required for the internal operation of within 50mV of V_{CM} . the device are set using an external resistor to ground at the I_{SET} pin. Using a 56k Ω resistor on I_{SET} generates an internal reference current of 20µA. This current is mirrored internally to generate the bias current for the internal blocks. Using ^a larger external resistor at I_{SFT} reduces the reference bias current and thereby scales down the device operating power. However, it is recommended that the external resistor be within 10% of the specified value of 56kΩ so that the internal bias margins for the various blocks are proper.

Buffering the internal bandgap voltage also generates REF_B in this mode are given by Equation 3 and the common-mode voltage V_{CM} , which is set to the \qquad Equation 4: midlevel of REF_{T} and REF_{B} , and is accessible on a pin (pin 65 in TQFP-80 package, pin 53 in QFN-64 package). It is meant as ^a reference voltage to derive the input common-mode if the input is directly coupled. It can also be used to derive the reference common-mode voltage in the external reference mode. Figure 13 shows the suggested decoupling for The state of the reference voltage internal buffers
during various combinations of the PD. INT/EXT. and

SBOS421A–MARCH 2008–REVISED MARCH 2008

The device also supports the use of external reference voltages. There are two methods to force the references externally. The first method involves pulling INT/ \overline{EXT} low and forcing externally REF_T and REFB to 2.5V and 0.5V nominally, respectively. In this mode, the internal reference buffer goes to ^a 3-state output. The external reference driving circuit should be designed to provide the required switching current for the eight ADCs inside the chip. It should be noted that in this mode, V_{CM} and I_{SET} continue to be generated from the internal bandgap voltage, as in the internal reference mode. It is therefore important to ensure that the common-mode voltage of the externally-forced reference voltages matches to

The second method of forcing the reference voltages externally can be accessed by pulling INT/EXT low, and programming the serial interface to drive the external reference mode through the V_{CM} pin (register bit called EXT_REF_VCM). In this mode, V_{CM} becomes configured as an input pin that can be driven from external circuitry. The internal reference buffers driving REF_T and REF_B are active in this mode. Forcing 1.5V on the V_{CM} pin in the mode results in REF_T and REF_B coming to 2.5V and 0.5V, respectively. In general, the voltages on REF_{T} and

VREF_T = 1.5V +
$$
\frac{V_{CM}}{1.5V}
$$
 (3)

VREF_B = 1.5V -
$$
\frac{v_{CM}}{1.5V}
$$
 (4)

during various combinations of the PD, INT/EXT, and EXT REF VCM register bits is described in Table 6.

Figure 13. Suggested Decoupling on the Reference Pins

PRODUCT PREVIEW

PRODOODICT PREVIEW

Table 6. State of Reference Voltages for Various Combinations of PD and INT/EXT

(1) Weakly forced with reduced strength.

NOISE COUPLING ISSUES

High-speed mixed signals are sensitive to various types of noise coupling. One primary source of noise is the switching noise from the serializer and the output buffers. Maximum care is taken to isolate these noise sources from the sensitive analog blocks. As ^a starting point, the analog and digital domains of the device are clearly demarcated. AVDD and AVSS are used to denote the supplies for the analog sections, while LVDD and LVSS are used to denote It is recommended that the isolation be maintained
the digital supplies. Care is taken to ensure that there onboard by using separate supplies to drive AVDD the digital supplies. Care is taken to ensure that there onboard by using separate supplies to drive AVDD
is minimal interaction between the supply sets within and LVDD, as well as separate ground planes for is minimal interaction between the supply sets within and LVDD, as well as separate ground planes for the device. The extent of noise coupled and AVSS and LVSS. The use of LVDS buffers reduces
transmitted from the digital to the analog sections the injected noise considerably, compared to CMOS transmitted from the digital to the analog sections depends on: The current in the LVDS buffer is

- 1. The effective inductances of each of the supply and ground sets.
- 2. The isolation between the digital and analog supply and ground sets.

Smaller effective inductance of the supply and ground pins leads to better noise suppression. For this reason, multiple pins are used to drive each supply and ground. It is also critical to ensure that the impedances of the supply and ground lines on the board are kept to the minimum possible values. Use of ground planes in the printed circuit board (PCB) as well as large decoupling capacitors between the supply and ground lines are necessary to obtain the best possible SNR performance from the device.

www.ti.com

TEXAS ISTRUMENTS

independent of the direction of switching. Also, the low output swing as well as the differential nature of the LVDS buffer results in low-noise coupling.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute ^a license from TI to use such products or services or ^a warranty or endorsement thereof. Use of such information may require ^a license from ^a third party under the patents or other intellectual property of the third party, or ^a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where ^a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications
 Products And Audio mplifier.ti.com **Audio** Audio www.ti.com/audio
ataconverter.ti.com Automotive www.ti.com/autom Sp.ti.com **Broadband** Broadband broadband www.ti.com/broadband

Www.ti.com/clocks **Digital Control** www.ti.com/digitalcontr **Interface.ti.com Medical Medical WWW.ti.com/medical** erigic.ti.com Military Military White Works www.ti.com/military

Optical Networking www.ti.com/opticalne <u>icrocontroller.ti.com</u> Security
ww.ti-rfid.com **Security** Telephony

www.ti.com/automotive www.ti.com/digitalcontrol **Power.ti.com Controllect Power Controllect Power.ti.com Controllect Power.ti.com/opticalnetwork**

Security www.ti.com/security ww.ti-rfid.com Telephony Telephony www.ti.com/telephony
www.ti.com/lprf Video & Imaging www.ti.com/video Video & Imaging www.ti.com/video Wireless www.ti.com/wirele www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated