
捷多邦,专业PCB打样工ISN54AHC74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET


SCLS255J - DECEMBER 1995 - REVISED JULY 2003

- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

SN54AHC74...J OR W PACKAGE SN74AHC74...D, DB, DGV, N, NS, **OR PW PACKAGE** (TOP VIEW)







NC - No internal connection

description/ordering information

The 'AHC74 dual positive-edge-triggered devices are D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

ORDERING INFORMATION

| TA | PACKA | GET | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|--------------------------|---------------|--------------------------|---------------------|
| TO THE | QFN – RGY | Tape and reel | SN74AHC74RGYR | HA74 |
| FIFT W | PDIP – N Tube SN74AHC74N | | SN74AHC74N | SN74AHC74N |
| 7. | SOIC - D | Tube | SN74AHC74D | AHC74 |
| | 3010 - D | Tape and reel | SN74AHC74DR | Anc/4 |
| –40°C to 85°C | SOP – NS | Tape and reel | SN74AHC74NSR | AHC74 |
| | SSOP – DB | Tape and reel | SN74AHC74DBR | HA74 |
| | TSSOP – PW | Tube | SN74AHC74PW | HA74 |
| | 1330F = FW | Tape and reel | SN74AHC74PWR | TIA74 |
| | TVSOP - DGV | Tape and reel | SN74AHC74DGVR | HA74 |
| | CDIP – J | Tube | SNJ54AHC74J | SNJ54AHC74J |
| -55°C to 125°C | CFP – W | Tube | SNJ54AHC74W | SNJ54AHC74W |
| THE M. | LCCC – FK | Tube | SNJ54AHC74FK | SNJ54AHC74FK |

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of




SCLS255J - DECEMBER 1995 - REVISED JULY 2003

FUNCTION TABLE (each flip-flop)

| | INP | OUTPUTS | | | |
|-----|-----|------------|---|-------|------------------|
| PRE | CLR | CLK | D | Q | Q |
| L | Н | Х | Х | Н | L |
| Н | L | X | Χ | L | Н |
| L | L | X | Χ | н† | H [†] |
| Н | Н | \uparrow | Н | Н | L |
| Н | Н | \uparrow | L | L | Н |
| Н | Н | L | Х | Q_0 | \overline{Q}_0 |

[†] This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

logic diagram, each flip-flop (positive logic)



SCLS255J - DECEMBER 1995 - REVISED JULY 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | 0.5 V to 7 V |
|--|----------------|
| Input voltage range, V _I (see Note 1) | 0.5 V to 7 V |
| Output voltage range, VO (see Note 1) | |
| Input clamp current, I_{IK} ($V_I < 0$) | |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ±20 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ±25 mA |
| Continuous current through V _{CC} or GND | ±50 mA |
| Package thermal impedance, θ_{JA} (see Note 2): D package | 86°C/W |
| (see Note 2): DB package | 96°C/W |
| (see Note 2): DGV package | 127°C/W |
| (see Note 2): N package | 80°C/W |
| (see Note 2): NS package | 76°C/W |
| (see Note 2): PW package | 113°C/W |
| (see Note 3): RGY package | 47°C/W |
| Storage temperature range, T _{sta} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The package thermal impedance is calculated in accordance with JESD 51-7.
- 3. The package thermal impedance is calculated in accordance with JESD 51-5.

recommended operating conditions (see Note 4)

| | | | SN54A | HC74 | SN74A | HC74 | UNIT |
|----------------|-------------------------------------|--|-------|------|-------|------|-------|
| | | | MIN | MAX | MIN | MAX | UNII |
| Vcc | Supply voltage | | 2 | 5.5 | 2 | 5.5 | V |
| | | V _{CC} = 2 V | 1.5 | | 1.5 | | |
| V_{IH} | High-level input voltage | V _{CC} = 3 V | 2.1 | | 2.1 | | V |
| | | V _{CC} = 5.5 V | 3.85 | | 3.85 | | |
| | | V _{CC} = 2 V | | 0.5 | | 0.5 | |
| VIL | Low-level input voltage | V _{CC} = 3 V | | 0.9 | | 0.9 | V |
| | | V _{CC} = 5.5 V | | 1.65 | | 1.65 | |
| ٧ _I | Input voltage | | 0 | 5.5 | 0 | 5.5 | V |
| ٧o | Output voltage | | 0 | Vcc | 0 | Vcc | V |
| | | V _{CC} = 2 V | | -50 | | -50 | μΑ |
| ЮН | High-level output current | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | -4 | | -4 | A |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | -8 | | -8 | mA |
| | | V _{CC} = 2 V | | 50 | | 50 | μΑ |
| loL | Low-level output current | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | 4 | | 4 | mA |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | 8 | | 8 | mA |
| A4/A | langet transition rise or fall rate | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | 100 | | 100 | 20/1/ |
| Δt/Δv | Input transition rise or fall rate | $V_{CC} = 5 V \pm 0.5 V$ | | 20 | | 20 | ns/V |
| T _A | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCLS255J - DECEMBER 1995 - REVISED JULY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V | T, | չ = 25°C | ; | SN54A | HC74 | SN74A | HC74 | UNIT |
|----------------|----------------------------------|--------------|------|----------|------|-------|------|-------|------|------|
| PARAMETER | TEST CONDITIONS | vcc | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNII |
| | | 2 V | 1.9 | 2 | | 1.9 | | 1.9 | | |
| | I _{OH} = -50 μA | 3 V | 2.9 | 3 | | 2.9 | | 2.9 | | |
| Voн | | 4.5 V | 4.4 | 4.5 | | 4.4 | | 4.4 | | V |
| | I _{OH} = -4 mA | 3 V | 2.58 | | | 2.48 | | 2.48 | | |
| | I _{OH} = -8 mA | 4.5 V | 3.94 | | | 3.8 | | 3.8 | | |
| | | 2 V | | | 0.1 | | 0.1 | | 0.1 | |
| | I _{OL} = 50 μA | 3 V | | | 0.1 | | 0.1 | | 0.1 | |
| VOL | | 4.5 V | | | 0.1 | | 0.1 | | 0.1 | V |
| | I _{OL} = 4 mA | 3 V | | | 0.36 | | 0.5 | | 0.44 | |
| | I _{OL} = 8 mA | 4.5 V | | | 0.36 | | 0.5 | | 0.44 | |
| lį | V _I = 5.5 V or GND | 0 V to 5.5 V | | | ±0.1 | | ±1* | | ±1 | μΑ |
| Icc | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 2 | | 20 | | 20 | μΑ |
| C _i | $V_I = V_{CC}$ or GND | 5 V | | 2 | 10 | | | | 10 | pF |

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

| | | | T _A = 2 | 25°C | SN54A | HC74 | SN74A | HC74 | UNIT |
|-----------------|------------------------------|---------------------|--------------------|------|-------|------|-------|------|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| | Pulse duration | PRE or CLR low | 6 | | 7 | | 7 | | ns |
| t _W | ruise duration | CLK | | | 7 | | 7 | | 115 |
| | Catura time a historia CLIVA | Data | 6 | | 7 | | 7 | | no |
| t _{su} | Setup time before CLK↑ | PRE or CLR inactive | 5 | | 5 | | 5 | | ns |
| t _h | Hold time, data after CLK↑ | | 0.5 | | 0.5 | | 0.5 | | ns |

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| | | | T _A = 2 | 25°C | SN54A | HC74 | SN74A | HC74 | UNIT |
|----------------|----------------------------|---------------------|--------------------|------|-------|------|-------|------|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| Γ. | Pulse duration | PRE or CLR low | 5 | | 5 | | 5 | | 20 |
| t _W | ruise duration | CLK | | | 5 | | 5 | | ns |
| | Catua tima hatara CLIVA | Data | 5 | | 5 | | 5 | | ne |
| tsu | Setup time before CLK↑ | PRE or CLR inactive | 3 | | 3 | | 3 | | ns |
| th | Hold time, data after CLK↑ | | 0.5 | | 0.5 | | 0.5 | | ns |

SCLS255J - DECEMBER 1995 - REVISED JULY 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | то | LOAD | T, | _Δ = 25°C | ; | SN54A | HC74 | SN74A | HC74 | UNIT |
|------------------|-------------------------------|------------------------------|------------------------|-----|---------------------|-------|-------|-------|-------|------|-------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| 4 | | | C _L = 15 pF | 80* | 125* | | 70* | | 70 | | MHz |
| f _{max} | | | C _L = 50 pF | 50 | 75 | | 45 | | 45 | | IVITZ |
| ^t PLH | DDE <u>OLD</u> | 0 0 | C _L = 15 pF | | 7.6* | 12.3* | 1* | 14.5* | 1 | 14.5 | ns |
| ^t PHL | PRE or CLR | Q or Q | CL = 15 pr | | 7.6* | 12.3* | 1* | 14.5* | 1 | 14.5 | 110 |
| ^t PLH | CLK | 0 0 | C _I = 15 pF | | 6.7* | 11.9* | 1* | 14* | 1 | 14 | ns |
| t _{PHL} | OLK | Q or Q | CL = 13 pr | | 6.7* | 11.9* | 1* | 14* | 1 | 14 | 115 |
| ^t PLH | 505 015 | 0 0 | C _I = 50 pF | | 10.1 | 15.8 | 1 | 18 | 1 | 18 | ns |
| ^t PHL | PRE or CLR | Q or Q | CL = 50 pr | | 10.1 | 15.8 | 1 | 18 | 1 | 18 | 115 |
| t _{PLH} | CLK | Q or $\overline{\mathbb{Q}}$ | C: - 50 pE | | 9.2 | 15.4 | 1 | 17.5 | 1 | 17.5 | 20 |
| t _{PHL} | CLK | QUIQ | C _L = 50 pF | | 9.2 | 15.4 | 1 | 17.5 | 1 | 17.5 | ns |

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| DADAMETED | FROM | то | LOAD | T, | A = 25°C | ; | SN54A | HC74 | SN74A | HC74 | LIAUT |
|------------------|------------|----------|------------------------|------|----------|------|-------|------|-------|------|---------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| f | | | C _L = 15 pF | 130* | 170* | | 110* | | 110 | | MHz |
| fmax | | | C _L = 50 pF | 90 | 115 | | 75 | | 75 | | IVII IZ |
| ^t PLH | PRE or CLR | Q or Q | C _I = 15 pF | | 4.8* | 7.7* | 1* | 9* | 1 | 9 | ns |
| t _{PHL} | PRE OF CLR | Q or Q | CL = 15 pr | | 4.8* | 7.7* | 1* | 9* | 1 | 9 | 10 |
| ^t PLH | CLK | Q or Q | C _L = 15 pF | | 4.6* | 7.3* | 1* | 8.5* | 1 | 8.5 | ns |
| ^t PHL | OLK | Q or Q | GL = 13 p F | | 4.6* | 7.3* | 1* | 8.5* | 1 | 8.5 | 115 |
| ^t PLH | PRE or CLR | Q or Q | C _L = 50 pF | | 6.3 | 9.7 | 1 | 11 | 1 | 11 | ns |
| ^t PHL | PRE OF CLR | QolQ | CL = 30 pi | | 6.3 | 9.7 | 1 | 11 | 1 | 11 | 20 |
| ^t PLH | CLK | Q or Q | C _L = 50 pF | | 6.1 | 9.3 | 1 | 10.5 | 1 | 10.5 | ns |
| ^t PHL | OLK | 300 | OL = 30 pr | | 6.1 | 9.3 | 1 | 10.5 | 1 | 10.5 | 10 |

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 5)

| | S | | | | |
|--------------------|---|-----|------|---|--|
| | PARAMETER | | | | |
| V _{OL(P)} | Quiet output, maximum dynamic V _{OL} | | 0.8 | V | |
| V _{OL(V)} | Quiet output, minimum dynamic V _{OL} | | -0.8 | V | |
| VOH(V) | Quiet output, minimum dynamic VOH | 4.7 | | V | |
| VIH(D) | High-level dynamic input voltage | 3.5 | | V | |
| V _{IL(D)} | Low-level dynamic input voltage | | 1.5 | V | |

NOTE 5: Characteristics are for surface-mount packages only.


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|-----------------|-------------------------------|--------------------|-----|------|
| C _{pd} | Power dissipation capacitance | No load, f = 1 MHz | 32 | pF |



SCLS255J - DECEMBER 1995 - REVISED JULY 2003

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 3$ ns. $t_f \leq 3$ ns.
- $\label{eq:decomposition} \textbf{D}. \quad \text{The outputs are measured one at a time with one input transition per measurement.}$
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







18-Jul-2006

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp (3) |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|--------------------|
| 5962-9686001Q2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| 5962-9686001QCA | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| 5962-9686001QDA | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type |
| SN74AHC74D | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74DBLE | OBSOLETE | SSOP | DB | 14 | | TBD | Call TI | Call TI |
| SN74AHC74DBR | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74DBRE4 | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74DBRG4 | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74DE4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74DGVR | ACTIVE | TVSOP | DGV | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74DGVRE4 | ACTIVE | TVSOP | DGV | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74DGVRG4 | ACTIVE | TVSOP | DGV | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74DR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74DRE4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74N | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74AHC74NE4 | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74AHC74NSR | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74NSRE4 | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74PW | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74PWE4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74PWG4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74PWLE | OBSOLETE | TSSOP | PW | 14 | | TBD | Call TI | Call TI |
| SN74AHC74PWR | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74PWRE4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74PWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74RGYR | ACTIVE | QFN | RGY | 14 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1YEAR |
| SN74AHC74RGYRG4 | ACTIVE | QFN | RGY | 14 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1YEAR |



PACKAGE OPTION ADDENDUM

18-Jul-2006

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|--------------|------------------|------------------------------|
| SNJ54AHC74FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| SNJ54AHC74J | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SNJ54AHC74W | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194




D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- $ilde{\mathbb{D}}$ The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BA.






THERMAL PAD MECHANICAL DATA RGY (S-PQFP-N14)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGY (R-PQFP-N14)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | | |
|--------------------|------------------------|--------------------|---------------------------|--|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio | |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive | |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband | |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol | |
| Logic | logic.ti.com | Military | www.ti.com/military | |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork | |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security | |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony | |
| | | Video & Imaging | www.ti.com/video | |
| | | Wireless | www.ti.com/wireless | |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265