

SN74ALS	54ALS245A SN54AS245 . S245A DB, I AS245 DW, (TOP	SN54ALS245A, SN54AS245 (TOP VIEW 것 단 더 >	
		20 VCC	
		19 0E	A3 [] 4 2 2 4 20 A4 [] 5
	A2 3	18 B1	A4 Ц 5 A5 П 6
	A3 [ 4	17 B2	
	A4 []5	16 B3	A7 T 8
	A5 <b>[</b> 6	15 B4	
	A6 🛛 7	14 B5	A8 B7 B7
	A7 🛛 8	13 B6	SND B8 B7
	A8 🛛 9	12 🛛 B7	
	GND [10	11 B8	
de e e viu ti e v / e		annual an at 1	

description/ordering information

TA	PAC	KAGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
			SN74ALS245A-1N	SN74ALS245A-1N		
	PDIP – N	Tube	SN74ALS245AN	SN74ALS245AN		
			SN74AS245N	SN74AS245N		
		Tube	SN74ALS245ADW	ALS245A		
		Tape and reel	SN74ALS245ADWR	ALS245A		
	SOIC - DW	Tube	SN74ALS245A-1DW			
0°C to 70°C		Tape and reel	SN74ALS245A-1DWR	ALS245A-1		
	W.DZSC.	Tube	SN74AS245DW	AS245		
		Tape and reel	SN74AS245DWR			
	SOP – NS	Tape and reel	SN74ALS245ANSR	ALS245A		
		Tape and reel	SN74ALS245A-1NSR	ALS245A-1		
		Tape and reel	SN74AS245NSR	74AS245		
	SSOP – DB	Tape and reel	SN74ALS245ADBR	G245A		
	CDIP – J	Tube	SNJ54ALS245AJ	SNJ54ALS245AJ		
	CDIP = J	Tube	SNJ54AS245J	SNJ54AS245J		
–55°C to 125°C	CFP – W	Tube	SNJ54ALS245AW	SNJ54ALS245AW		
	LCCC - FK	Tube	SNJ54ALS245AFK	SNJ54ALS245AFk		
	LUCC - FK	Tube	SNJ54AS245FK	SNJ54AS245FK		

DEDINIC INFORMATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

#### description/ordering information(continued)


These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

The -1 version of the SN74ALS245A is identical to the standard version, except that the recommended maximum  $I_{OL}$  is increased to 48 mA. There is no -1 version of the SN54ALS245A.

FUNCTION TABLE								
INP	UTS	OPERATION						
OE								
L	L	B data to A bus						
L	Н	A data to B bus						
н	Х	Isolation						

#### logic diagram, each gate (positive logic)



**To Seven Other Channels** 

# absolute maximum ratings over operating free-air temperature range (SN54ALS245A, SN74ALS245A) (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>		
Input voltage, V <sub>I</sub> : All inputs		7 V
I/O ports		5.5 V
Package thermal impedance, $\theta_{JA}$ (see Note 1	I): DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
Storage temperature range		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



SDAS272A - NOVEMBER 1994 - REVISED JANUARY 2003

#### recommended operating conditions (see Note 2)

		SN54ALS245A			SN7			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-12			-15	mA
1.0.1	Low-level output current			12			24	mA
<sup>I</sup> OL							48†	ША
ТА	Operating free-air temperature	-55		125	0		70	°C

<sup>†</sup> Applies only to the -1 version and only if V<sub>CC</sub> is between 4.75 V and 5.25 V

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEAT OO		SN5	4ALS24	5A	SN7	4ALS24	5A		
	PARAMETER	TEST CON	NDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lj = – 18 mA			-1.5			-1.5	V	
		$V_{CC}$ = 4.5 V to 5.5 V,	I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> -2			V <sub>CC</sub> -2				
Vali			I <sub>OH</sub> = -3 mA 2.4 3.2			2.4	3.2		v		
Vон		V <sub>CC</sub> = 4.5 V	$I_{OH} = -12 \text{ mA}$	2					V	v	
			I <sub>OH</sub> = -15 mA				2				
			I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	0.4	
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	V	
			$I_{OL} = 48 \text{ mA}^{\dagger}$					0.35	0.5		
i.	Control inputs	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1			0.1	mA	
lj	A or B ports	VCC = 5.5 V	VI = 5.5 V			0.1	0.1		0.1	IIIA	
1	Control inputs		V1 = 2.7 V			20			20		
ΙΗ	A or B ports§	V <sub>CC</sub> = 5.5 V,	v] = 2.7 v			20			20	μA	
1	Control inputs	V <sub>CC</sub> = 5.5 V,	$V_{1} = 0.4 V$			-0.1			-0.1	mA	
ΙIL	A or B ports§	VCC = 3.3 V,	v] = 0.4 v			-0.1			-0.1	mA	
IO		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA	
			Outputs high		30	48		30	45		
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		36	60		36	55	mA	
			Outputs disabled		38	63		38	58		

 $^\dagger$  Applies only to the -1 version and only if V\_{CC} is between 4.75 V and 5.25 V

<sup>‡</sup> All typical values are  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\$ For I/O ports, the parameters IIH and IIL include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.



SDAS272A - NOVEMBER 1994 - REVISED JANUARY 2003

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R R	_ = 50 pl 1 = 500 9 2 = 500 9	2,	V,	UNIT
			SN54AL	S245A	SN74AL	S245A	
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1	19	3	10	ns
<sup>t</sup> PHL	AOLP	BUIA	1	14	3	10	
<sup>t</sup> PZH	OE	A or B	2	30	5	20	ns
<sup>t</sup> PZL	ÛE	AUR	2	29	5	20	115
<sup>t</sup> PHZ	OE	A or B	2	14	2	10	ns
<sup>t</sup> PLZ	UE	AUD	2	30	4	15	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# absolute maximum ratings over operating free-air temperature range (SN54AS245, SN74AS245) (unless otherwise noted)<sup>‡</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>I</sub> : All inputs	
I/O ports	
Package thermal impedance, $\theta_{JA}$ (see Note 1): DW package	58°C/W
N package	
NS package	
Storage temperature range	

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 2)

			SN54AS245			SN	174AS24	UNIT	
		Γ	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				-12			-15	mA
IOL	Low-level output current				48			64	mA
Т <sub>А</sub>	Operating free-air temperature		-55		125	0		70	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SDAS272A - NOVEMBER 1994 - REVISED JANUARY 2003

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CO	NDITIONS	SN	154AS24	15	SI	174AS24	45	UNIT V V mA µA mA
	PARAMETER	TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP†	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = – 18 mA			-1.2			-1.2	V
		V <sub>CC</sub> = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		
Vou			I <sub>OH</sub> = -3 mA	2.4	3.2	3.2 2.	2.4	3.2		v
∨он		$V_{CC} = 4.5 V$	$I_{OH} = -12 \text{ mA}$	2						v
			I <sub>OH</sub> = -15 mA				2			
Vei		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.3	0.55				V
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA					0.35	0.55	v
1.	Control inputs	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1			0.1	m۸
łı	A or B ports	VCC = 5.5 V	V <sub>I</sub> = 5.5 V			0.1			0.1	IIIA
1	Control inputs	V <sub>CC</sub> = 5.5 V,	VI = 2.7 V	50				20		
ΙΗ	A or B ports‡	VCC = 5.5 V,	V = 2.7 V			70			70	μA
i	Control inputs	V <sub>CC</sub> = 5.5 V,	VI = 0.4 V			-0.5			-0.5	<b>س</b> ۸
ΙL	A or B ports‡	VCC = 5.5 V,	v] = 0.4 v			-0.75			-0.75	IIIA
ΙΟ§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-50		-150	-50		-150	mA
			Outputs high		62	97		62	97	
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		95	143		95	143	mA
			Outputs disabled		79	123		79	123	

<sup>†</sup> All typical values are V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.


#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL R1 R2	= 50 pF = 500 Ω = 500 Ω	<u>)</u> ,	V,	UNIT	
			SN54A	S245	SN74A			
			MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	A or B	B or A	2	9.5	2	7.5	ns	
<sup>t</sup> PHL	AUB	DUIA	2	9	2	7	115	
<sup>t</sup> PZH		A or B	2	11	2	9		
tPZL	ŌĒ	AUIB	2	10.5	2	8.5	ns	
<sup>t</sup> PHZ	OE	A or B	2	7.5	2	5.5	ns	
tPLZ	UE	7010	2	12	2	9.5	115	

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS272A - NOVEMBER 1994 - REVISED JANUARY 2003



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz, t<sub>r</sub> = t<sub>f</sub> = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuits and Voltage Waveforms





# PACKAGE OPTION ADDENDUM

18-Jul-2006

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
84030012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
8403001RA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
8403001SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SN54ALS245AJ	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN54AS245J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN74ALS245A-1DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS245A-1DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS245A-1DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS245A-1DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS245A-1N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS245A-1NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS245A-1NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS245A-1NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS245ADBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74ALS245ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS245ADBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS245ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS245ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS245ADWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS245AN	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS245AN3	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI
SN74ALS245ANE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS245ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS245ANSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS245ANSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS245DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS245DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS245DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM



# PACKAGE OPTION ADDENDUM

18-Jul-2006

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
						no Sb/Br)		
SN74AS245DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS245N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AS245NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AS245NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS245NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54ALS245AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54ALS245AJ	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54ALS245AW	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SNJ54AS245FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54AS245J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## J (R-GDIP-T\*\*) 14 LEADS SHOWN

#### PINS \*\* 14 16 20 18 DIM 0.300 0.300 0.300 0.300 В Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 14 8 0.785 .840 0.960 1.060 B MAX (19, 94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7, 62)(7, 87)(7, 62)7 0.245 0.245 0.220 0.245 0.065 (1,65) C MIN (6, 22)(6,22) (5, 59)(6,22) 0.045 (1,14) 0.060 (1,52) ← 0.005 (0,13) MIN Α 0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0'-15' 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

CERAMIC DUAL IN-LINE PACKAGE

NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.

E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES:

S: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a ceramic lid using glass frit.

- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20




# **MECHANICAL DATA**

MLCC006B - OCTOBER 1996

#### LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

#### Mailing Address:

Post Office Box 655303 Dallas, Texas 75265

**Texas Instruments** 

Copyright © 2006, Texas Instruments Incorporated