

Am2833/2533

1024-Bit Static Shift Registers

Distinctive Characteristics


- Second source to Signetics 2533
- All inputs are low-level DTL/TTL compatible
- Static operation with single clock input.
- 100% reliability assurance testing in compliance with MIL-STD-883.
- DC to 2.0MHz operation with Am2833

FUNCTIONAL DESCRIPTION

The Am2533/2833 is a quasi-static 1024-bit MOS shift register using low-threshold P-channel silicon gate technology.

The device has a single TTL/DTL compatible clock input, Cp. Data in the register is stored in static, cross-coupled latches while the clock is LOW, so that the clock may be stopped indefinitely in the LOW state. When the clock shifts from LOW to HIGH to LOW a dynamic transfer of data occurs from one static latch to the next. The input of the register is a two-input multiplexer with both data inputs available. A select line, S, determines whether data will be accepted from the I₀ input (S = LOW) or the I₁ input (S = HIGH). The register can be placed in the recirculate mode by tying the output, O, to one of the data inputs, and using the select line as a write/recirculate control. The Am2833 is functionally identical to the Am2533 but has superior performance over an extended temperature range.


LOGIC SYMBOL



V_{CC} = Pin 8
V_{GG} = Pin 2
V_{DD} = Pin 4

MOS-429

LOGIC DIAGRAM




MOS-430


ORDERING INFORMATION

Package Type	Temperature Range	Am2533 Order Number	Am2833 Order Number
Molded DIP	0°C to +70°C	AM2533V	AM2833PC
Hermetic DIP	0°C to +70°C	AM2533DC	AM2833DC
Hermetic DIP	-55°C to +125°C		AM2833DM

CONNECTION DIAGRAM Top View



Note: Pin 1 is the clock input.



MAXIMUM RATING (Above which the useful life may be impaired)

Storage Temperature	−65°C to +150°C
Temperature (Ambient) Under Bias	−55°C to +125°C
V _{DD} Supply Voltage	V _{CC} −20 V to V _{CC} +0.3 V
V _{GG} Supply Voltage	V _{CC} −20 V to V _{CC} +0.3 V
DC Input Voltage	V _{CC} −20 V to V _{CC} +0.3 V

OPERATING RANGE

Part No.	Temperature	V _{CC}	V _{GG}	V _{DD}
Am2833PC/Am2533PC Am2833DC/Am2533DC	0°C to +70°C	5.0 V ±5%	−12 V ±5%	0 V
Am2833DM	−55°C to +125°C	5.0 V ±5%	−12 V ±5%	0 V

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

Parameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = MIN., I _{OH} = −100 μA	2.4	3.5		Volts
V _{OL}	Output LOW Voltage	V _{CC} = MIN., I _{OL} = 1.6 mA		0.2	0.4	Volts
V _{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs	V _{CC} −1 (Note 3)		V _{CC} +0.3	Volts
V _{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs	V _{GG}		0.8	Volts
I _{IL}	Input LOW Current	V _{CC} = MAX., V _{IN} = 0 V, T _A = 25°C		10	500	nA
I _{IH}	Input HIGH Current	T _A = 25°C, V _{IN} = V _{CC} −1.0 (Note 3)	−150	−300		μA
I _{IT}	Peak input transition current (Note 3)	1.5 ≤ V _{SS} − V _{IN} ≤ 4.0, T _A = 25°C			−1.6	mA
V _I max	Voltage at maximum input current	T _A = 25°C	V _{SS} −4.0	V _{SS} −3.0	V _{SS} −1.5	V
I _{CC}	V _{CC} Power Supply Current	f = 1.5 MHz	Am2533	16	30	mA
		f = 2.0 MHz	Am2833PC, DC Am2833DM	16 20	54 70	
I _{GG}	V _{GG} Power Supply Current	f = 1.5 MHz	Am2533	−5.0	−7.5	mA
		f = 2.0 MHz	Am2833PC, DC Am2833DM	−5.0 −7.0	−14 −18	

Notes: 1. Typical limits are at V_{CC} = 5.0 V, V_{GG} = −12 V, 25°C ambient.

2. Power supply currents are with inputs and outputs open.

3. A special input pull-up circuit becomes active at V_{IN} = V_{SS} −3.5 V to pull the internal input node up to the MOS threshold. To return the internal node to the LOW state, current must be drawn from the MOS input. This current is maximum at approximately 2.0 V.**SWITCHING CHARACTERISTICS OVER OPERATING RANGE** (Unless Otherwise Noted)

Parameters	Description	Test Conditions	Am2533		Am2833		Units
			Min.	Typ. (Note 1)	Max.	Min.	
f _{max}	Maximum Clock Frequency		1.5	2.0		2.0	MHz
t _{φpwL}	Clock LOW Time		0.250		∞	0.200	μs
t _{φpwH}	Clock HIGH Time		0.350		100	0.250	μs
t _r , t _f	Clock Rise and Fall Times				1		μs
t _s (I)	Set-up Time, I _Q or I ₁ Input (see definitions)	t _r = t _f ≤ 25 ns	50			50	ns
t _h (I)	Hold Time, I _Q or I ₁ Input (see definitions)		50			50	ns
t _s (S)	Set-up Time, S Input (see definitions)		80			80	ns
t _h (S)	Hold Time, S Input (see definitions)		50			50	ns
t _{pd}	Delay, Clock to Output LOW or HIGH	R _L = 2.9 k, C _L = 20 pF			300		ns
t _{pr} , t _{pf}	Output Rise and Fall Times	10% to 90%			150		ns
C _{in}	Capacitance, Any Input (Note 2)	f = 1 MHz, V _{IN} = V _{CC}	3	5		3	pF

The diagram illustrates the timing characteristics of the 74VHC04 inverter. It includes the following waveforms and parameters:

- CP (Clock Pulse):** A square wave with a period t_{CPW} . The high-level pulse width is t_{CPWH} . The signal transitions from 0V to +5V and back to 0V. The rise and fall times are t_r and t_f respectively, measured at 50% and 10% voltage levels. The total propagation delay is $t_{D, PW}$.
- I_1 (Input 1):** A square wave with a period t_{CPW} . The high-level pulse width is t_{CPWH} . The signal transitions from 0V to +5V and back to 0V. The rise and fall times are t_r and t_f respectively, measured at 50% and 10% voltage levels. The total propagation delay is $t_{D, PW}$.
- I_0 (Input 0):** A square wave with a period t_{CPW} . The high-level pulse width is t_{CPWH} . The signal transitions from 0V to +5V and back to 0V. The rise and fall times are t_r and t_f respectively, measured at 50% and 10% voltage levels. The total propagation delay is $t_{D, PW}$.
- S (Signal):** A square wave with a period t_{CPW} . The high-level pulse width is t_{CPWH} . The signal transitions from 0V to +5V and back to 0V. The rise and fall times are t_r and t_f respectively, measured at 50% and 10% voltage levels. The total propagation delay is $t_{D, PW}$.
- OUTPUT:** A square wave with a period t_{CPW} . The high-level pulse width is t_{CPWH} . The signal transitions from 0V to +5V and back to 0V. The rise and fall times are t_r and t_f respectively, measured at 50% and 10% voltage levels. The total propagation delay is $t_{D, PW}$.

Timing parameters shown include:

- t_{CPW} : Clock period
- t_{CPWH} : Clock high-level pulse width
- $t_{D, PW}$: Total propagation delay
- t_r : Rise time
- t_f : Fall time
- $t_{S(I) MAX}$: Setup time for input I
- $t_{H(I) MAX}$: Hold time for input I
- $t_{S(S) MAX}$: Setup time for signal S
- $t_{H(S) MAX}$: Hold time for signal S
- $t_{PGT MAX}$: Propagation gate time

Additional notes:

- $t_f < t_r MAX$
- $t_r < t_f MAX$
- WRITE DATA FROM I_1
- WRITE DATA FROM I_0

MOS-432

Power Dissipation Versus Ambient Temperature


Y-axis: P_D — mW

X-axis: T_A — °C

Test Conditions:

- $f_o = 1\text{MHz}$
- $V_{SS} = 5.0\text{V}$
- $V_{DD} = 0.0\text{V}$
- $V_{GG} = -12.0\text{V}$

T_A (°C)	P_D (mW)
0	142
10	135
20	128
30	121
40	114
50	107
60	100
70	93
80	98




MOS-433

STATIC SHIFT REGISTER A shift register that is capable of maintaining stored data without being continuously clocked. Most static shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is HIGH and is transferred to the static slaves while the clock is LOW. The clock may be stopped indefinitely in the LOW state, but there are limitations on the size of the shift

SET-UP and HOLD TIMES The shift register will accept the data that is present on its input around the time the clock goes from HIGH-to-LOW. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The set-up and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum set-up time before the clock transition and the

APPLICATIONS



Eight Register 2048-Bit Memory System

Data enters one of the eight 2048-bit registers when the write enable input to the decoder is LOW. The addressed register will accept the data on the data input; the other seven registers will recirculate their data. Outputs are driven directly into an Am9312 8-input multiplexer. Obviously, the read and write registers need not be the same.


MOS-434

TRUTH TABLE

S	I_0	I_1	Data Entered
L	L	X	L
L	H	X	H
H	X	L	L
H	X	H	H

H = HIGH Voltage level
L = LOW Voltage Level
X = Don't Care

Metallization and Pad Layout



DIE SIZE: 0.133" X 0.163"