- Eight-bit bidirectional I/O port
- Reads both registers on A-port
- Separate clock, clock enable and three-state output enable to synchronize data between two bidirectional buses
- 24 mA output current sink capability
- 24-pin 0.3-inch slim package
- Additional accumulator to support certain Am29116 applications.

### GENERAL DESCRIPTION

The Am29118 is an eight-bit wide bidirectional parallel data input/output port designed to provide an additional accumulator when used with the Am29116 or with any micropro-

cessor with single bidirectional data port. In addition, it can be used as a parallel data input/output port, like the Am2952.

## **BLOCK DIAGRAM**




Figure 1

#### RELATED AMD PRODUCTS


Part No.	Description	
Am29116 Family	High Performance 16-Bit Bipolar Microprocessor Family	
Am2910A	Microprogram Controller	
Am2914	Vectored Priority Interrupt Controller	
Am2925	System Clock Generator and Driver	
Am2940/2	DMA Address Generator	
Am2950-3	8-Bit Bidirectional I/O Ports	
Am29800 Family	High Performance Bus Interface	

技でPDF 作権 podf.dzsc.cors ~3

One

#### **CONNECTION DIAGRAM Top View SLIM (CD3024)** 24 🔲 VCC B<sub>6</sub> [ 23 ת א 🗔 B<sub>5</sub> 22 B<sub>4</sub> [ 21 ] A<sub>5</sub> 20 В3 🗌 B<sub>2</sub> □ 6 19 Am29118 В₁[ ] A<sub>2</sub> 18 ₿ 17 OEBR 2 16 🔲 A<sub>0</sub> ] Œas CP<sub>R</sub> ☐ 10 14 🗀 CPS Œ<sub>R</sub> ☐ 11 GND 12 CES CD010210 Note: Pin 1 is marked for orientation.






DIE SIZE 0.148" x 0.110" Approximate Gate Count = 109

# ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range



Valid C	ombinations
M29118	DC, DCB

# Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

#### PIN DESCRIPTION

#### A<sub>0</sub> - A<sub>7</sub> Register I/O Ports (Input/Output)

Eight bidirectional lines carrying the R Register inputs or outputs or S Register outputs.

#### B<sub>0</sub> - B<sub>7</sub> Register I/O Ports (Input/Output)

Eight bidirectional lines carrying the S Register inputs or R Register outputs.

#### CPR Clock Pulse, R-Register (Input)

The clock for the R Register. When  $\overline{\text{CE}}_{R}$  is LOW and  $\overline{\text{OE}}_{AS}$  is HIGH, data is entered into the R Register on the LOW-to-HIGH transition of the CP<sub>R</sub> signal.

# CE<sub>R</sub> Register Enable, R Register (Input, Active LOW)

The Clock Enable for the R Register, when  $\overline{CE}_R$  is LOW and  $\overline{OE}_{AS}$  is HIGH, data is entered into the R Register on the LOW-to-HIGH transition of the CP<sub>R</sub> signal. When  $\overline{CE}_R$  is HIGH, the R Register holds its contents, regardless of CP<sub>R</sub> signal transitions.

#### OEBR Output Enable, B Port (Input, Active LOW)

The Output Enable for the R Register. When  $\overline{OE}_{BR}$  is LOW, the R Register three-state outputs are enabled onto the  $B_0 - B_7$  lines. When  $\overline{OE}_{BR}$  is HIGH, the R Register outputs are in the high-impedance state.

#### CP<sub>S</sub> Clock Pulse, S Register (Input)

The clock for the S Register. When  $\overline{\text{CE}_S}$  is LOW, data is entered into the S Register on the LOW-to-HIGH transition of the CP<sub>S</sub> signal.

# CEs Register Enable, S Register (Input, Active LOW) The clock enable for the S Register. When CEs is LOW,

data is entered into the S Register on the LOW-to-HIGH transition of the CPs signal. When  $\overline{\text{CE}}_S$  is HIGH, the S Register holds its contents, regardless of CPs signal transitions.

#### OEAS Output Enable, A Port (Input, Active LOW)

The output enable for the S Register. When  $\overline{OE}_{AS}$  is LOW, the R or S Register three-state outputs are enabled onto the  $A_0 - A_7$  lines. When  $\overline{OE}_{AS}$  is high, the S Register outputs are in the high-impedance state.

#### **FUNCTIONAL DESCRIPTION**

The Am29118 has two eight-bit wide registers (R-Register and S-Register) connected back to back for moving data in both directions between two buses. The R-Register serves the dual purpose of transmitting data from one bus (device's internal bus) to another (system bus), and serving as an additional accumulator for the Am29116.

The accumulator function is implemented by allowing the Aport to provide read and write data from the R-Register and read data from the S-Register; the B-port provides read data for the R-Register and write data for the S-Register (similar to the Am2952). This additional function in the Am29118 is implemented with a two-input multiplexer, as shown in Figure 1. Each register has an individual clock (CP<sub>R</sub> and CP<sub>S</sub>), a Clock Enable, (CE<sub>R</sub> and CE<sub>S</sub>), and a three-state Output

Enable ( $\overline{OE}_{AS}$  and  $\overline{OE}_{BR}$ ). The clock enable signal for the R-Register ( $\overline{OE}_{AS}$ ) and the Output Enable Signal for the S-Register ( $\overline{OE}_{AS}$ ) are encoded to make the R-Register an accumulator, in addition to all the Am2952 functions as shown in Table 1. Because of this encoding, transferring data from the S-Register to the R-Register is not permissible.

TABLE 1.

OEAS	CER	Function
L	L	Read R, Disable CPR
L	Н	Read S, Disable CPR
Н	L	Enable CPR
Н	Н	Disable CPR

#### **APPLICATIONS**

In the Am29116 system, there is only one I/O port available for data communication with the ALU. In such a system, the Am29118 acts as an additional accumulator (temporary storage) to increase performance, and also provides capability of a bidirectional I/O port (like the Am2952).

Figure 2 shows the connections necessary for the Am29118 to be used as an accumulator as well as a bidirectional I/O port. The A-port is connected to the Y-bus (internal bus) of the Am29116, and B-port is connected to the system data bus. Four microcode bits are used for source and destination control for the Y-bus and the system data bus. Figure 3 shows the timing waveforms to modify an accumulator (R-Register) in two microcycles. During the first cycle, data is read from the R-Register, modified in the Am29116 and stored in one of the internal registers. A two-address architecture is required if the second operand to modify the R-Register is in one of the RAM registers, and the result has to be stored in another RAM register. For stable operation, data from the R-Register is latched in the D-Latch halfway through the clock during the

first cycle. The instruction is executed and the result stored into a scratchpad register. In the second cycle, data is moved from the internal result register to the R-Register of the Am29118.

Figure 4 shows the timing waveforms to modify an accumulator (R-Register) in a single microcycle. In the first half of the cycle the source register is enabled on the Y-bus into the D-Latch of the Am29116. The D-Latch is transparent during the first half of the cycle. In the second half of the cycle, data is latched in the D-Latch and the bus source is disabled. During the second half of the cycle, the output buffer of the Am29116 is enabled to bring the result on the Y-bus to be loaded into the destination. These two techniques provide different advantages and disadvantages to modify the external accumulator using the Am29116. The first technique (Figure 3) takes two microcycles but allows a shorter microcycle time. The second technique (Figure 4) takes only one microcycle but needs a longer microcycle time.

There is also a requirement for the system bus to transfer data as input to the Am29116. The S-Register is used in this case to receive data from the system bus (like the Am2952).




Figure 2. System Configuration.




Figure 3. Timing Waveforms for Modifying R-Register in Two Microcycles using the Am29116.




Figure 4. Timing Waveforms for Modifying R-Register using the Am29116.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C
(Ambient) Temperature under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5 V to +7.0 V
DC Voltage Applied to Outputs For
High Output State0.5 V to +V <sub>CC</sub> max
DC Input Voltage0.5 V to +5.5 V
DC Output Current, into Outputs30 mA
DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

Commercial (C) Devices
Temperature0°C to +70°C
Supply Voltage + 4.75 V to + 5.25 V

Operating ranges define those limits over which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 1)			Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = MIN V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	A <sub>0</sub> - A <sub>7</sub> , B <sub>0</sub> - B <sub>7</sub>	COM'L, I <sub>OL</sub> = -6.5 mA	2.4		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	A <sub>0</sub> - A <sub>7</sub> , B <sub>0</sub> - B <sub>7</sub>	COM'L, I <sub>OL</sub> = 24 mA		0.5	Volts
V <sub>IH</sub>	Input HIGH Level		Guaranteed input logical HIGH voltage for all inputs		2.0		Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
Vį	Input Clamp Voltage	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA			-115	Volts
i <sub>iL</sub> Inp		V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.5 V		A <sub>0</sub> - A <sub>7</sub> , B <sub>0</sub> - B <sub>7</sub>		-250	μΑ
	Input LOW Current			CER		-720	μА
						-360	μΑ
				A <sub>0</sub> - A <sub>7</sub> , B <sub>0</sub> - B <sub>7</sub>		70	
lін	Input HIGH Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> =2	2.7 V	Others		20	μA
l <sub>l</sub>	Input HIGH Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> =5	5.5 V			1.0	mA
lo	Output Off-state	V <sub>CC</sub> = MAX	A- A- B- B-	V <sub>0</sub> = 2.4 V	70		
·U	Leakage Current	$V_{CC} = MAX$ $A_0 - A_7, B_0 - B_7$		V <sub>0</sub> = 0.4 V		-250	μΑ
Isc	Output Short Circuit Current (Note 2)	V <sub>CC</sub> = MAX			-30	-85	mA
lcc	Power Supply Current	V <sub>CC</sub> = MAX COM'L		T <sub>A</sub> = 0 to +70°C		190	
100	(Notes 3, 4)	V <sub>CC</sub> = MAX	JOIN L	T <sub>A</sub> = +70°C		180	mA

- Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
  - 2. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
  - 3. ICC is measured with all inputs at 4.5 V and all outputs open.
  - 4. Worst case I<sub>CC</sub> is at minimum temperature.

#### SWITCHING CHARACTERISTICS

The tables below define the Am29118 switching characteristics. Table A is setup and hold times relative to a clock LOW-to-HIGH transition. Table B is propagational delays. Table C is pulse-width requirements. Table D is enable/disable times. All measurements are made at 1.5 V with input levels at 0 or 3 V. All values are in ns with R<sub>L</sub> on A<sub>i</sub> and B<sub>i</sub> = 220 $\Omega$  and R<sub>L</sub> on FS and FR = 300 $\Omega$ .  $C_L = 50$  pF except output disable times which are specified at  $C_L = 5$  pF.

## GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

 $(T_A = 0 \text{ to } + 70^{\circ}\text{C}, \ V_{CC} = 4.75 \text{ to } 5.25 \text{ V}, \ C_L = 50 \text{ pF})$ 

#### A. Setup and Hold Times

Input	With Respect to	ts	t <sub>h</sub>
A <sub>0</sub> – A <sub>7</sub>	CP <sub>R</sub>	11	3
	CPs _	11	3
B <sub>0</sub> - B <sub>7</sub> ČE <sub>S</sub> ČE <sub>R</sub>	CP <sub>S</sub> _	9	2
CER	CPR _	9	2

#### C. Pulse-Width Requirements

Input	Min LOW Pulse Width	Min HIGH Pulse Width
CPS	20	20
CPB	20	20

### Test Philosophy and Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic testing environment. The specifics of what philosophies are applied to which test are shown in the data sheet and the data-sheet reconciliation that follow.

#### Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another, but is generally around 50 pF. This, of course, makes it impossible to make direct measurements of parameters that call for smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays" that measure the propagation delays in to and out of the high-impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF) and engineering correlations based on data taken with a bench setup are used to determine the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impractical to make measurements at both capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is determined from engineering correlations based on data taken with a bench setup and the knowledge that certain DC tests are performed in order to facilitate this correlation

AC loads specified in the data sheet are used for bench testing. Automatic tester loads, which simulate the data-sheet loads, may be used during production testing.

#### **B.** Propagation Delays

Input	A <sub>0</sub> - A <sub>7</sub>	B <sub>0</sub> - B <sub>7</sub>
CPs _	20	-
CPR _	-	20

#### D. Enable/Disable Times

From	То	Disable	Enable
ŌĒAS	A <sub>0</sub> – A <sub>7</sub>	20	20
ŌĒ <sub>BR</sub>	B <sub>0</sub> – B <sub>7</sub>	20	20

#### Threshold Testing

The noise associated with automatic testing, the long inductive cables, and the high gain of bipolar devices frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed system. To minimize this problem, thresholds are tested at least once for <a href="mailto:each">each</a> input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels.

#### **AC Testing**

AC parameters are specified that cannot be measured accurately on automatic testers because of tester limitations. Datainput hold times fall into this category. In these cases, the parameter in question is tested by correlating the tester to bench data or oscilloscope measurements made on the tester by engineering (supporting data on file).

Certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.


#### **Output Short-Circuit Current Testing**

When performing  $I_{OS}$  tests on devices containing RAM or registers, great care must be taken that undershoot caused by grounding the high-state output does not trigger parasitic elements which in turn cause the device to change state. In order to avoid this effect, it is common to make the measurement at a voltage ( $V_{output}$ ) that is slightly above ground. The  $V_{CC}$  is raised by the same amount so that the result (as confirmed by Ohm's law and precise bench testing) is identical to the  $V_{OUT} = 0$ ,  $V_{CC} = Max$ . case.

#### SWITCHING TEST CIRCUIT

## A. THREE-STATE OUTPUTS

#### **B. NORMAL OUTPUTS**



$$R_1 = \frac{5.0 - V_{BE} - V_{OL}}{\frac{I_{OL} + V_{OL}}{}}$$

$$R_1 = \frac{5.0 - V_{BE} - V_{OI}}{\frac{I_{OL} + V_{OL}}{2}}$$


Notes: 1. C<sub>L</sub> = 50 pF includes scope probe, wiring and stray capacitances without device in test fixture.

- 2.  $S_1$ ,  $S_2$ ,  $S_3$  are closed during function tests and all AC tests except output enable tests.
- 3.  $S_1$  and  $S_3$  are closed while  $S_2$  is open for  $t_{PZH}$  test.  $S_1$  and  $S_2$  are closed while  $S_3$  is open for  $t_{PZL}$  test.
- 4.  $C_L = 5.0$  pF for output disable tests.

#### **TEST OUTPUT LOADS FOR Am29118**

Pin# (DIP)	Pin Label	Test Circuit	R <sub>1</sub>	R <sub>2</sub>
16–23	A <sub>0</sub> – A <sub>7</sub>	Α	220	1K
1–8	B <sub>0</sub> – B <sub>7</sub>	Α	220	1K


#### INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



ICR00501

# PHYSICAL DIMENSIONS

## CD3024



PID # 06850B

The International Standard of Quality guarantees a 0.05% AQL on all electrical parameters, AC and DC, over the entire operating range.

## **ADVANCED MICRO DEVICES U.S. SALES OFFICES**

ALABAMA ARIZONA, Tempe Tucson	(602) 242-4400	MASSACHUSETTS MINNESOTA MISSOURI NEW JERSEY	(617) 273-3970 (612) 938-0001 (314) 275-4415 (201) 299-0002
CALIFORNIA, El Segundo	(213) 640-3210	NEW YORK, Liverpool	(315) 457-5400
Newport Beach		Poughkeepsie	
San Diego	(619) 560-7030	Woodbury	(516) 364-8020
Sunnyvale	(408) 720-8811	NORTH CAROLINA	(919) 847-8471
Woodland Hills	(818) 992-4155	OREGON	(503) 245-0080
COLORADO	(303) 741-2900	OHIO,	
CONNECTICUT	(203) 264-7800	Columbus	(614) 891-6455
FLORIDA.	•	PENNSYLVANIA,	•
Clearwater	(813) 530-9971	Allentown	(215) 398-8006
Ft Lauderdale	(305) 484-8600	Willow Grove	(215) 657-3101
Melbourne	(305) 729-0496	TEXAS,	` '
Orlando	(305) 859-0831	Austin	(512) 346-7830
GEORGIA	(404) 449-7920	Dallas	(214) 934-9099
ILLINOIS	(312) 773-4422	Houston	(713) 785-9001
INDIANA	(317) 244-7207	WASHINGTON	(206) 455-3600
KANSAS	(913) 451-3115	WISCONSIN	(414) 782-7748
MARYLAND	(301) 796-9310		, ,

#### INTERNATIONAL SALES OFFICES

BELGIUM,		• 4
Bruxelles		HONG KONG,
	FAX: (02) 762-3716	Kowloon TEL: 3-695377
	TLX: 61028	FAX: 1234276
CANADA, Ontario,		FAX: 1234276 TLX: 50426 TEL: (02) 3390541
Kanata	. TEL: ; ( <del>8</del> 13) 592-0090	: ::: ITALY, Milano : TEL: (02) 3390541
CANADA, Ontario, Kanata Willowdale	. TEL: / (416) 224-5193	FAX: (02) 3498000
	FAX: (416) 224-0056	TLX:
FRANCE,		JAPAN, Tokyo TEL: (03) 345-8241
Paris		
	FAX: (01) 46 86 21 85	
	TLX: 202053F	LATIN AMERICA,
GERMANY,	TEL (05140) 50 55	Ft. Lauderdale TEL: (305) 484-8600
Hannover area		FAX: (305) 485-9736
	FAX: (05143) 55 53	TLX: 5109554261 AMDFTL
München ,	TLX: 925287	SWEDEN, Stockholm TEL: (08) 733 03 50
Munchen		FAX: (08) 733 22 85 TLX: 11602
	FAX: (089) 406490 TLX: 523883	UNITED KINGDOM,
Stuttgart		Manchester area TEL: (0925) 828008
Siuligan	(0711) 62 33 77	FAX: (0925) 827693
	FAX: (0711) 625187	TLX: 628524
	TLX: 721882	London area TEL: (04862) 22121
	12	FAX: (04862) 22179
		TLX:

### **NORTH AMERICAN REPRESENTATIVES**

CALIFORNIA	NEW MEXICO
I <sup>2</sup> INC OEM (408) 988-3400	THORSON DESERT STATES (505) 293-8555
DISTI (408) 496-6868	NEW YORK
IDAHO ` ´	NYCOM, INC (315) 437-8343
INTERMOUNTAIN TECH MKGT (208) 888-6071	OHIO
INDIANA	Dayton
SAI MARKETING CORP (317) 241-9276	DOLFUSS ROOT & CO (513) 433-6776
IOWA ` ´	Strongsville
LORENZ SALES (319) 377-4666	DOLFUSS ROOT & CO (216) 238-0300
MICHIGAN	PENNSYLVANIA
SAI MARKETING CORP (313) 227-1786	DOLFUSS ROOT & CO (412) 221-4420
NEBRASKA	UTAH
LORENZ SALES (402) 475-4660	R <sup>2</sup> MARKETING (801) 595-0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.