

# AN5733

## Dual Attenuator

### Outline


The AN5733 is an integrated circuit designed for dual attenuator and is in SIL package. With this, sets can be made compact.

### Features

- Output DC control
- Linear Output response
- Two attenuators controlled by one volume control
- Large attenuation
- Small crosstalk and level difference between the two channels

### Use


- Volume control, etc.



### Pin

Pin No.	Pin Name
1	Control Voltage
2	Ref. Voltage
3	Vcc
4	Decoupling
5	Ch.A Output
6	Ch.A Input
7	GND
8	Ch.B Input
9	Ch.B Output

### Block Diagram




■ Absolute Maximum Ratings (Ta = 25°C)

Item		Symbol	Rating	Unit
Supply Voltage		V <sub>CC</sub>	14.4	V
Power Dissipation		P <sub>D</sub>	197	mW
Temperature	Operating Ambient Temperature	T <sub>opr</sub>	-20 ~ +70	°C
	Storage Temperature	T <sub>stg</sub>	-40 ~ +150	°C

■ Electrical Characteristics (V<sub>CC</sub> = 12V, Ta = 25°C)


Item	Symbol	Test Circuit	Condition	min.	typ.	max.	Unit
Total Circuit Current	I <sub>tot</sub>			9.5	11.3	13.5	mA
Voltage Gain (1)	G <sub>V1</sub> v <sub>1</sub>	1	f = 1kHz, V <sub>i</sub> = 500mV <sub>rms</sub> At VR max.	4	6	7.6	dB
Voltage Gain Difference Between Channels (1)	ΔG <sub>V(1)</sub>	1		-1.5		1.5	dB
Voltage Gain (2)	G <sub>V(2)</sub>	1		-2	0	2.2	dB
Voltage Gain Difference Between Channels (2)	ΔG <sub>V(2)</sub>	1		-2		2	dB
Voltage Gain (3)	G <sub>V(3)</sub>	1		-20	-16	-12	dB
Voltage Gain Difference Between Channels (3)	ΔG <sub>V(3)</sub>	1		-2.5		2.5	dB
Attenuation (max.)	A <sub>11</sub>	1		75		dB	
Separation	Sep	2		70		dB	
Input Resistance	R <sub>i</sub>	3	f = 1kHz		25		kΩ
Output Resistance	R <sub>O</sub>	4			1.7		kΩ
Ripple Rejection Ratio	RR			34			dB

Test Circuit 1 (G<sub>V(1-3)</sub>, ΔG<sub>V(1-3)</sub>, Att)




- ① : G<sub>V1</sub>    ③ : G<sub>V3</sub>
- ② : G<sub>V2</sub>    ④ : Att
- Circuit voltage gain : Gain between Pins ⑤ and ⑥
- Voltage gain difference between channels : Output level difference between Pins ① and ⑤

Test Circuit 2 (Sep)










- Level difference between Pins ⑤ and ⑨

Test Circuit 3 (R<sub>i</sub>)



Test Circuit 4 (R<sub>O</sub>)





■ Application Circuit

