

APS1056

Fast Transient 600mA Step-Down Converter

SwitchReg™

General Description

The APS1056 SwitchReg is a member of AnalogicTech's Total Power Management IC™ (TPMIC™) product family. It is a 1.4MHz stepdown converter with an input voltage range of 2.7V to 5.5V and output voltage as low as 0.6V. It is optimized to react quickly to a load variation.

The APS1056 is available in fixed voltage versions with internal feedback and a programmable version with external feedback resistors. It can deliver 600mA of load current while maintaining a low 27µA no load quiescent current. The 1.4MHz switching frequency minimizes the size of external components while keeping switching losses low.

The APS1056 is designed to maintain high efficiency throughout the operating range, which is critical for portable applications.

The APS1056 is available in a Pb-free SOT23-5 package and is rated over the -40°C to +85°C temperature range.


Features

- V_{IN} Range: 2.7V to 5.5V
- V_{OUT} Fixed or Adjustable from 0.6V to V_{IN}
- 27µA No Load Quiescent Current
- Up to 98% Efficiency
- 600mA Max Output Current
- 1.4MHz Switching Frequency
- 120µs Soft Start
- · Fast Load Transient
- Over-Temperature Protection
- Current Limit Protection
- 100% Duty Cycle Low-Dropout Operation
- <1µA Shutdown Current
- SOT23-5 Package
- Temperature Range: -40°C to +85°C

Applications

- Cellular Phones
- Digital Cameras
- · Handheld Instruments
- Microprocessor / DSP Core / IO Power
- PDAs and Handheld Computers
- USB Devices

Typical Application (Fixed Output Voltage)






APS1056 Fast Transient 600mA Step-Down Converter

Pin Descriptions

Pin #	Symbol	Function	
1	VIN	Input supply voltage for the converter.	
2	GND	Ground pin. Connect to the output and input capacitor return.	
3	EN	Enable pin.	
4	OUT	Feedback input pin. This pin is connected either directly to the converter output or	
		to an external resistive divider for an adjustable output.	
5	LX	Switching node. Connect the inductor to this pin. It is internally connected to the	
		drain of both high- and low-side MOSFETs.	

Pin Configuration

SOT23-5 (Top View)





Absolute Maximum Ratings¹

Symbol	Description	Value	Units
V _{IN}	Input Voltage GND	6.0	V
V_{LX}	L _X to GND	-0.3 to V _{IN} + 0.3	V
V _{OUT}	OUT to GND	-0.3 to V _{IN} + 0.3	V
V _{EN}	EN to GND	-0.3 to 6.0	V
T _J	Operating Junction Temperature Range	-40 to 150	°C
T _{LEAD}	Maximum Soldering Temperature (at leads, 10 sec)	300	°C

Thermal Information

Symbol	Description	Value	Units
P _D	Maximum Power Dissipation ^{2, 3}	667	mW
θ_{JA}	Thermal Resistance ²	150	°C/W

^{1.} Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.

^{2.} Mounted on an FR4 board.

^{3.} Derate 6.67mW/°C above 25°C.




Electrical Characteristics¹


 $T_A = -40$ °C to +85°C, unless otherwise noted. Typical values are $T_A = 25$ °C, $V_{IN} = 3.6$ V.


Symbol	Description	Conditions	Min	Тур	Max	Units
Step-Down	Converter	ı		1		
V _{IN}	Input Voltage		2.7		5.5	V
		V _{IN} Rising			2.7	V
V_{UVLO}	UVLO Threshold	Hysteresis		100		mV
		V _{IN} Falling	1.8			V
V_{OUT}	Output Voltage Tolerance	$I_{OUT} = 0 \text{ to } 600\text{mA},$ $V_{IN} = 2.7\text{V to } 5.5\text{V}$	-3.5		+3.5	%
V _{OUT}	Output Voltage Range		0.6		V _{IN}	V
IQ	Quiescent Current	No Load, 0.6V Adjustable Version		27	70	μA
I _{SHDN}	Shutdown Current	EN = AGND = PGND			1.0	μA
I _{LIM}	P-Channel Current Limit		600			mA
R _{DS(ON)H}	High Side Switch On Resistance			0.45		Ω
R _{DS(ON)L}	Low Side Switch On Resistance			0.40		Ω
I _{LXLEAK}	LX Leakage Current	V_{IN} = 5.5V, V_{LX} = 0 to V_{IN} , EN = GND			1	μA
$\Delta V_{Linereg}$	Line Regulation	V _{IN} = 2.7V to 5.5V		0.1		%/V
V _{OUT}	Out Threshold Voltage Accuracy	0.6V Output, No Load T _A = 25°C	591	600	609	mV
I _{OUT}	Out Leakage Current	0.6V Output			0.2	μA
R _{out}	Out Impedance	>0.6V Output	250			kΩ
T _S	Start-Up Time	From Enable to Output Regulation		150		μs
Fosc	Oscillator Frequency	T _A = 25°C	1.0	1.4	2.0	MHz
T_{SD}	Over-Temperature Shutdown Threshold			140		°C
T _{HYS}	Over-Temperature Shutdown Hysteresis			15		°C
EN						
$V_{EN(L)}$	Enable Threshold Low				0.6	V
$V_{EN(H)}$	Enable Threshold High		1.4			V
I _{EN}	Input Low Current	$V_{IN} = V_{OUT} = 5.5V$	-1.0		1.0	μA


^{1.} The APS1056 is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range and is assured by design, characterization, and correlation with statistical process controls.







































Frequency vs. Input Voltage







P-Channel R_{DS(ON)} vs. Input Voltage




N-Channel R_{DS(ON)} vs. Input Voltage




Load Transient Response (1mA to 300mA; $V_{IN} = 3.6V$; $V_{OUT} = 1.8V$; $C_1 = 10 \mu F$; $C_{FF} = 100 p F$)




Load Transient Response (300mA to 400mA; V_{IN} = 3.6V;




Load Transient Response (300mA to 400mA; V_{IN} = 3.6V; V_{OUT} = 1.8V: C₄ = 10µF)




Load Transient Response (300mA to 400mA; V_{IN} = 3.6V; V_{OUT} = 1.8V; C_1 = 10 μ F; C_4 = 100pF)




Line Response (V_{OUT} = 1.8V @ 400mA)



Output Ripple $(V_{IN} = 3.6V; V_{OUT} = 1.8V; I_{OUT} = 1mA)$




Output Ripple $(V_{IN} = 3.6V; V_{OUT} = 1.8V; I_{OUT} = 400mA)$





Functional Block Diagram



Note: For adjustable version, the internal feedback divider is omitted and the OUT pin is tied directly to the internal error amplifier.

Functional Description

The APS1056 is a high performance 600mA 1.4MHz monolithic step-down converter. It has been designed with the goal of minimizing external component size and optimizing efficiency over the complete load range. Apart from the small bypass input capacitor, only a small L-C filter is required at the output. Typically, a 4.7µH inductor and a 4.7µF ceramic capacitor are recommended (see table of values).

The fixed output version requires only three external power components (C_{IN} , C_{OUT} , and L). The adjustable version can be programmed with external feedback to any voltage, ranging from 0.6V to the

input voltage. An additional feed-forward capacitor can also be added to the external feedback to provide improved transient response (see Figure 1).

At dropout, the converter duty cycle increases to 100% and the output voltage tracks the input voltage minus the $R_{\rm DSON}$ drop of the P-channel high-side MOSFET.

The input voltage range is 2.7V to 5.5V. The converter efficiency has been optimized for all load conditions, ranging from no load to 600mA.

The internal error amplifier and compensation provides excellent transient response, load, and line regulation. Soft start eliminates any output voltage overshoot when the enable or the input voltage is applied.






Figure 1: Enhanced Transient Response Schematic.

Control Loop

The APS1056 is a peak current mode step-down converter. The current through the P-channel MOSFET (high side) is sensed for current loop control, as well as short circuit and overload protection. A fixed slope compensation signal is added to the sensed current to maintain stability for duty cycles greater than 50%. The peak current mode loop appears as a voltage-programmed current source in parallel with the output capacitor.

The output of the voltage error amplifier programs the current mode loop for the necessary peak switch current to force a constant output voltage for all load and line conditions. Internal loop compensation terminates the transconductance voltage error amplifier output. For fixed voltage versions, the error amplifier reference voltage is internally set to program the converter output voltage. For the adjustable output, the error amplifier reference is fixed at 0.6V.

Soft Start / Enable

Soft start limits the current surge seen at the input and eliminates output voltage overshoot. When pulled low, the enable input forces the APS1056 into a low-power, non-switching state. The total input current during shutdown is less than $1\mu A$.

Current Limit and Over-Temperature Protection

For overload conditions, the peak input current is limited. To minimize power dissipation and stresses under current limit and short-circuit conditions, switching is terminated after entering current limit for a series of pulses. Switching is terminated for seven consecutive clock cycles after a current limit has been sensed for a series of four consecutive clock cycles.

Thermal protection completely disables switching when internal dissipation becomes excessive. The junction over-temperature threshold is 140°C with 15°C of hysteresis. Once an over-temperature or over-current fault conditions is removed, the output voltage automatically recovers.

Under-Voltage Lockout

Internal bias of all circuits is controlled via the $V_{\rm IN}$ input. Under-voltage lockout (UVLO) guarantees sufficient $V_{\rm IN}$ bias and proper operation of all internal circuitry prior to activation.



Applications Information

Inductor Selection

The step-down converter uses peak current mode control with slope compensation to maintain stability for duty cycles greater than 50%. The output inductor value must be selected so the inductor current down slope meets the internal slope compensation requirements. The internal slope compensation for the adjustable and low-voltage fixed versions of the APS1056 is 0.24A/µsec. This equates to a slope compensation that is 75% of the inductor current down slope for a 1.5V output and 4.7µH inductor.

$$m = \frac{0.75 \cdot V_0}{L} = \frac{0.75 \cdot 1.5V}{4.7\mu H} = 0.24 \frac{A}{\mu sec}$$

This is the internal slope compensation for the adjustable (0.6V) version or low-voltage fixed versions. When externally programming the 0.6V version to 2.5V, the calculated inductance is 7.5μ H.

$$L = \frac{0.75 \cdot V_{o}}{m} = \frac{0.75 \cdot V_{o}}{0.24A \frac{A}{\mu sec}} \approx 3 \frac{\mu sec}{A} \cdot V_{o}$$
$$= 3 \frac{\mu sec}{\Delta} \cdot 2.5V = 7.5\mu H$$

In this case, a standard 6.8µH value is selected.

For high-voltage fixed versions (\geq 2.5V), m = 0.48A/ µsec. Table 1 displays inductor values for the APS1056 fixed and adjustable options.

Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not

show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor.

The $4.7\mu H$ CDRH3D16 series inductor selected from Sumida has a $105m\Omega$ DCR and a 900mA DC current rating. At full load, the inductor DC loss is 17mW which gives a 2.8% loss in efficiency for a 600mA, 1.5V output.

Input Capacitor

Select a 4.7 μ F to 10 μ F X7R or X5R ceramic capacitor for the input. To estimate the required input capacitor size, determine the acceptable input ripple level (V_{PP}) and solve for C. The calculated value varies with input voltage and is a maximum when V_{IN} is double the output voltage.

$$\begin{split} C_{\text{IN}} &= \frac{\frac{V_{\text{O}}}{V_{\text{IN}}} \cdot \left(1 - \frac{V_{\text{O}}}{V_{\text{IN}}}\right)}{\left(\frac{V_{\text{PP}}}{I_{\text{O}}} - \text{ESR}\right) \cdot F_{\text{S}}} \\ \frac{V_{\text{O}}}{V_{\text{IN}}} \cdot \left(1 - \frac{V_{\text{O}}}{V_{\text{IN}}}\right) &= \frac{1}{4} \text{ for } V_{\text{IN}} = 2 \cdot V_{\text{O}} \\ C_{\text{IN(MIN)}} &= \frac{1}{\left(\frac{V_{\text{PP}}}{I_{\text{O}}} - \text{ESR}\right) \cdot 4 \cdot F_{\text{S}}} \end{split}$$

Always examine the ceramic capacitor DC voltage coefficient characteristics when selecting the proper value. For example, the capacitance of a $10\mu F$, 6.3V, X5R ceramic capacitor with 5.0V DC applied is actually about $6\mu F$.

Configuration	Output Voltage	Inductor
	1V, 1.2V	2.2µH
0.6V Adjustable With External Feedback	1.5V, 1.8V	4.7µH
ZMOTHALL GOODGON	2.5V, 3.3V	6.8µH
Fixed Output	0.6V to 3.3V	4.7µH

Table 1: Inductor Values.





The maximum input capacitor RMS current is:

$$I_{RMS} = I_{O} \cdot \sqrt{\frac{V_{O}}{V_{IN}} \cdot \left(1 - \frac{V_{O}}{V_{IN}}\right)}$$

The input capacitor RMS ripple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current.

$$\sqrt{\frac{V_O}{V_{IN}} \cdot \left(1 - \frac{V_O}{V_{IN}}\right)} = \sqrt{D \cdot (1 - D)} = \sqrt{0.5^2} = \frac{1}{2}$$

for
$$V_{IN} = 2 \cdot V_{O}$$

$$I_{RMS(MAX)} = \frac{I_0}{2}$$

The term $\frac{V_o}{V_{IN}} \cdot \left(1 - \frac{V_o}{V_{IN}}\right)$ appears in both the input voltage ripple and input capacitor RMS current equations and is a maximum when V_O is twice V_{IN} . This is why the input voltage ripple and the input capacitor RMS current ripple are a maximum at 50% duty cycle.

The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the APS1056. Low ESR/ESL X7R and X5R ceramic capacitors are ideal for this function. To minimize stray inductance, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input current localized, minimizing EMI and input voltage ripple.

The proper placement of the input capacitor (C2) can be seen in the evaluation board layout in Figure 2.

A laboratory test set-up typically consists of two long wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high Q network that may affect converter performance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result.

Since the inductance of a short PCB trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem.

In applications where the input power source lead inductance cannot be reduced to a level that does not affect the converter performance, a high ESR tantalum or aluminum electrolytic should be placed in parallel with the low ESR, ESL bypass ceramic. This dampens the high Q network and stabilizes the system.

Output Capacitor

The output capacitor limits the output ripple and provides holdup during large load transitions. A $4.7\mu F$ to $10\mu F$ X5R or X7R ceramic capacitor typically provides sufficient bulk capacitance to stabilize the output during large load transitions and has the ESR and ESL characteristics necessary for low output ripple.

The output voltage droop due to a load transient is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds. Within two or three switching cycles, the loop responds and the inductor current increases to match the load current demand. The relationship of the output voltage droop during the three switching cycles to the output capacitance can be estimated by:

$$C_{OUT} = \frac{3 \cdot \Delta I_{LOAD}}{V_{DROOP} \cdot F_{S}}$$

Once the average inductor current increases to the DC load level, the output voltage recovers. The above equation establishes a limit on the minimum value for the output capacitor with respect to load transients.

The internal voltage loop compensation also limits the minimum output capacitor value to $4.7\mu F$. This is due to its effect on the loop crossover frequency (bandwidth), phase margin, and gain margin. Increased output capacitance will reduce the crossover frequency with greater phase margin.






Figure 2: APS1056 Sample Layout Top Side.




Figure 3: Exploded View of Sample Layout




Figure 4: APS1056 Sample Layout Bottom Side.

The maximum output capacitor RMS ripple current is given by:

$$I_{\text{RMS(MAX)}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{V_{\text{OUT}} \cdot (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{L \cdot F \cdot V_{\text{IN(MAX)}}}$$

Dissipation due to the RMS current in the ceramic output capacitor ESR is typically minimal, resulting in less than a few degrees rise in hot-spot temperature.

Adjustable Output Resistor Selection

For applications requiring an adjustable output voltage, the 0.6V version can be externally programmed. Resistors R1 and R2 of Figure 5 program

the output to regulate at a voltage higher than 0.6V. To limit the bias current required for the external feedback resistor string while maintaining good noise immunity, the minimum suggested value for R2 is $59k\Omega$. Although a larger value will further reduce quiescent current, it will also increase the impedance of the feedback node, making it more sensitive to external noise and interference. Table 2 summarizes the resistor values for various output voltages with R2 set to either $59k\Omega$ for good noise immunity or $221k\Omega$ for reduced no load input current.

$$R1 = \left(\frac{V_{\text{OUT}}}{V_{\text{REF}}} - 1\right) \cdot R2 = \left(\frac{1.5V}{0.6V} - 1\right) \cdot 59k\Omega = 88.5k\Omega$$



The adjustable version of the APS1056, combined with an external feedforward capacitor (C4 in Figure 1), delivers enhanced transient response for extreme pulsed load applications. The addition of the feedforward capacitor typically requires a larger output capacitor C1 for stability.

	$R2 = 59k\Omega$	$R2 = 221k\Omega$
V _{OUT} (V)	R1 (kΩ)	R1
0.8	19.6	75K
0.9	29.4	113K
1.0	39.2	150K
1.1	49.9	187K
1.2	59.0	221K
1.3	68.1	261K
1.4	78.7	301K
1.5	88.7	332K
1.8	118	442K
1.85	124	464K
2.0	137	523K
2.5	187	715K
3.3	267	1.00M

Table 2: Adjustable Resistor Values For Use With 0.6V Step-Down Converter.

Thermal Calculations

There are three types of losses associated with the APS1056 step-down converter: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the $R_{\rm DS(ON)}$ characteristics of the power output switching devices. Switching losses are dominated by the gate charge of the power output switching devices. At full load, assuming continuous conduction mode (CCM), a simplified form of the LDO losses is given by:

$$P_{TOTAL} = \frac{I_O^2 \cdot (R_{DSON(HS)} \cdot V_O + R_{DSON(LS)} \cdot [V_{IN} - V_O])}{V_{IN}}$$
$$+ (t_{sw} \cdot F \cdot I_O + I_Q) \cdot V_{IN}$$

 ${\rm I_Q}$ is the step-down converter quiescent current. The term ${\rm t_{sw}}$ is used to estimate the full load step-down converter switching losses.




Figure 5: APS1056 Adjustable Evaluation Board Schematic.





For the condition where the step-down converter is in dropout at 100% duty cycle, the total device dissipation reduces to:

$$P_{TOTAL} = I_0^2 \cdot R_{DSON(HS)} + I_Q \cdot V_{IN}$$

Since $R_{DS(ON)}$, quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range.

Given the total losses, the maximum junction temperature can be derived from the θ_{JA} for the SOT23-5 package which is 160°C/W.

$$T_{J(MAX)} = P_{TOTAL} \cdot \Theta_{JA} + T_{AMB}$$

Layout

The suggested PCB layout for the APS1056 is shown in Figures 2, 3, and 4. The following guidelines should be used to help ensure a proper layout.

- 1. The input capacitor (C2) should connect as closely as possible to $V_{\rm IN}$ (Pin 3) and PGND (Pins 6-8).
- C1 and L1 should be connected as closely as possible. The connection of L1 to the LX pin should be as short as possible.
- 3. The feedback trace or OUT pin (Pin 2) should be separate from any power trace and connect as closely as possible to the load point. Sensing along a high-current load trace will degrade DC load regulation. If external feedback resistors are used, they should be placed as closely as possible to the OUT pin (Pin 2) to minimize the length of the high impedance feedback trace.
- 4. The resistance of the trace from the load return to the PGND (Pins 6-8) should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.

A high density, small footprint layout can be achieved using an inexpensive, miniature, non-shielded, high DCR inductor.



Step-Down Converter Design Example

Specifications

 V_{O} = 1.8V @ 600mA (adjustable using 0.6V version), Pulsed Load ΔI_{LOAD} = 300mA

 V_{IN} = 2.7V to 4.2V (3.6V nominal)

 $F_S = 1.4MHz$

 $T_{AMB} = 85^{\circ}C$

1.8V Output Inductor

L1 =
$$3\frac{\mu sec}{A} \cdot V_{O2} = 3\frac{\mu sec}{A} \cdot 1.8V = 5.4\mu H$$
 (use 4.7µH; see Table 1)

For Sumida inductor CDRH3D16, 4.7μ H, DCR = $105m\Omega$.

$$\Delta I_{L1} = \frac{V_O}{L1 \cdot F} \cdot \left(1 - \frac{V_O}{V_{IN}}\right) = \frac{1.8V}{4.7\mu H \cdot 1.4MHz} \cdot \left(1 - \frac{1.8V}{4.2V}\right) = 156mA$$

$$I_{PKL1} = I_{O} + \frac{\Delta I_{L1}}{2} = 0.6A + 0.068A = 0.668A$$

$$P_{L1} = I_O^2 \cdot DCR = 0.6A^2 \cdot 105m\Omega = 38mW$$

1.8V Output Capacitor

$$V_{DROOP} = 0.1V$$

$$C_{\text{OUT}} = \frac{3 \cdot \Delta I_{\text{LOAD}}}{V_{\text{DROOP}} \cdot F_{\text{S}}} = \frac{3 \cdot 0.3 \text{A}}{0.1 \text{V} \cdot 1.4 \text{MHz}} = 6.4 \mu \text{F}; \text{ use } 10 \mu \text{F}$$

$$I_{\text{RMS}} \ = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{(V_{\text{O}}) \cdot (V_{\text{IN(MAX)}} - V_{\text{O}})}{\text{L1} \cdot \text{F} \cdot \text{V}_{\text{IN(MAX)}}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{1.8 \text{V} \cdot (4.2 \text{V} - 1.8 \text{V})}{4.7 \mu \text{H} \cdot 1.4 \text{MHz} \cdot 4.2 \text{V}} = 45 \text{mArms}$$

$$P_{esr} = esr \cdot I_{RMS}^{2} = 5m\Omega \cdot (45mA)^{2} = 10\mu W$$

Input Capacitor

Input Ripple $V_{PP} = 25 \text{mV}$

$$C_{\text{IN}} = \frac{1}{\left(\frac{V_{\text{PP}}}{I_{\text{O}}} - \text{ESR}\right) \cdot 4 \cdot F_{\text{S}}} = \frac{1}{\left(\frac{25 \text{mV}}{0.6 \text{A}} - 5 \text{m}\Omega\right) \cdot 4 \cdot 1.4 \text{MHz}} = 4.87 \mu \text{F}; \text{ use } 4.7 \mu \text{F}$$

$$I_{RMS} = \frac{I_O}{2} = 0.3Arms$$

$$P = esr \cdot I_{RMS}^{2} = 5m\Omega \cdot (0.3A)^{2} = 0.45mW$$

APS1056 Losses

$$\begin{aligned} P_{\text{TOTAL}} &= \frac{I_{\text{O}}^2 \cdot (R_{\text{DSON(HS)}} \cdot V_{\text{O}} + R_{\text{DSON(LS)}} \cdot [V_{\text{IN}} - V_{\text{O}}])}{V_{\text{IN}}} \\ &+ (t_{\text{sw}} \cdot F \cdot I_{\text{O}} + I_{\text{O}}) \cdot V_{\text{IN}} \end{aligned}$$

$$= \frac{0.6^2 \cdot (0.725\Omega \cdot 1.8V + 0.7\Omega \cdot [4.2V - 1.8V])}{4.2V}$$

+
$$(5ns \cdot 1.4MHz \cdot 0.6A + 70\mu A) \cdot 4.2V = 118mW$$

$$T_{J(MAX)} = T_{AMB} + \Theta_{JA} \cdot P_{LOSS} = 85^{\circ}C + (160^{\circ}C/W) \cdot 118mW = 103.9^{\circ}C$$



Adjustable Version (0.6V device)	R2 = 59kΩ	$R2 = 221k\Omega^{1}$	
V _{OUT} (V)	R1 (kΩ)	R1 (kΩ)	L1 (µH)
0.8	19.6	75.0	2.2
0.9	29.4	113	2.2
1.0	39.2	150	2.2
1.1	49.9	187	2.2
1.2	59.0	221	2.2
1.3	68.1	261	2.2
1.4	78.7	301	4.7
1.5	88.7	332	4.7
1.8	118	442	4.7
1.85	124	464	4.7
2.0	137	523	6.8
2.5	187	715	6.8
3.3	267	1000	6.8
Fixed Version	R2, R4 Not Used		
V _{OUT} (V)	R1 (kΩ)		L1 (µH)
0.6-3.3V	0		4.7

Table 3: Evaluation Board Component Values.

Manufacturer	Part Number	Inductance (µH)	Max DC Current (A)	DCR (Ω)	Size (mm) LxWxH	Туре
Sumida	CDRH3D16-2R2	2.2	1.20	0.072	3.8x3.8x1.8	Shielded
Sumida	CDRH3D16-4R7	4.7	0.90	0.105	3.8x3.8x1.8	Shielded
Sumida	CDRH3D16-6R8	6.8	0.73	0.170	3.8x3.8x1.8	Shielded
MuRata	LQH2MCN4R7M02	4.7	0.40	0.80	2.0x1.6x0.95	Non-Shielded
MuRata	LQH32CN4R7M23	4.7	0.45	0.20	2.5x3.2x2.0	Non-Shielded
Coilcraft	LPO3310-472	4.7	0.80	0.27	3.2x3.2x1.0	1mm
Coiltronics	SD3118-4R7	4.7	0.98	0.122	3.1x3.1x1.85	Shielded
Coiltronics	SD3118-6R8	6.8	0.82	0.175	3.1x3.1x1.85	Shielded
Coiltronics	SDRC10-4R7	4.7	1.30	0.122	5.7x4.4x1.0	1mm Shielded

Table 4: Typical Surface Mount Inductors.

^{1.} For reduced quiescent current, R2 and R4 = $221k\Omega$.

APS1056

Fast Transient 600mA Step-Down Converter

Manufacturer	Part Number	Value	Voltage	Temp. Co.	Case
MuRata	GRM219R61A475KE19	4.7µF	10V	X5R	0805
MuRata	GRM21BR60J106KE19	10µF	6.3V	X5R	0805
MuRata	GRM21BR60J226ME39	22µF	6.3V	X5R	0805

Table 5: Surface Mount Capacitors.



Ordering Information


Output Voltage ¹	Package	Marking ²	Part Number (Tape and Reel) ³
1.8	SOT23-5		APS1056IGV-1.8-T1
Adj ≥ 0.6	SOT23-5		APS1056IGV-0.6-T1




All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/pbfree.

Package Information

SOT23-5







All dimensions in millimeters.

- 1. Contact Sales for other voltage options.
- 2. XYY = assembly and date code.
- 3. Sample stock is generally held on part numbers listed in BOLD.

© Advanced Analogic Technologies, Inc.

AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied. AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice. Except as provided in AnalogicTech is terms and conditions of sale, AnalogicTech assumes no liability whatsoever, and AnalogicTech disclaims any express or implied warranty relating to the sale and/or use of AnalogicTech products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed. AnalogicTech and the AnalogicTech logo are trademarks of Advanced Analogic Technologies Incorporated. All other brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.

Advanced Analogic Technologies, Inc.

830 E. Arques Avenue, Sunnyvale, CA 94085 Phone (408) 737-4600 Fax (408) 737-4611

