查询APT84M50B2供应商 捷多邦，专业PCB打样工厂，24小时加急出货

Microsemi
POWER PRODUCTS GROUP

Power MOS 8 Cooler!™

APT84M50B2
APT84M50L

500V, 84A, 0.065Ω Max

N-Channel MOSFET

Power MOS 8™ is a high speed, high voltage N-channel switch-mode power MOSFET. A proprietary planar stripe design yields excellent reliability and manufacturability. Low switching loss is achieved with low input capacitance and ultra low C_{rss} "Miller" capacitance. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control slew rates during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency. Reliability in flyback, boost, forward, and other circuits is enhanced by the high avalanche energy capability.



APT84M50B2 **APT84M50L**

Single die MOSFET

FEATURES

- **Fast switching with low EMI/RFI**
- **Low $R_{DS(on)}$**
- **Ultra low C_{rss} for improved noise immunity**
- **Low gate charge**
- **Avalanche energy rated**
- **RoHS compliant**

TYPICAL APPLICATIONS

- **PFC and other boost converter**
- **Buck converter**
- **Two switch forward (asymmetrical bridge)**
- **Single switch forward**
- **Flyback**
- **Inverters**

Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
I_D	Continuous Drain Current @ T_C = 25°C	84	A
	Continuous Drain Current @ T_C = 100°C	53	
I_{DM}	Pulsed Drain Current ①	270	
V_{GS}	Gate-Source Voltage	±30	V
E_{AS}	Single Pulse Avalanche Energy ②	1845	mJ
I_{AR}	Avalanche Current, Repetitive or Non-Repetitive	42	A

Thermal and Mechanical Characteristics

Symbol	Characteristic	Min	Typ	Max	Unit
P_D	Total Power Dissipation @ T_C = 25°C			1135	W
$R_{\theta JC}$	Junction to Case Thermal Resistance			0.11	°C/W
$R_{\theta CS}$	Case to Sink Thermal Resistance, Flat, Greased Surface		0.11		
T_J,T_{STG}	Operating and Storage Junction Temperature Range	-55		150	°C
T_L	Soldering Temperature for 10 Seconds (1.6mm from case)			300	
W_T	Package Weight		0.22		oz
			6.2		g
Torque	Mounting Torque (TO-264 Package), 4-40 or M3 screw			10	in·lbf
				1.1	N·m

-8095 Rev A 10-2006

找PDF 鲜下 pdf.dzsc.com

Static Characteristics — T_J = 25°C unless otherwise specified — APT84M50B2_L

Symbol	Parameter	Test Conditions		Min	Typ	Max	Unit
$V_{BR(DSS)}$	Drain-Source Breakdown Voltage	V_{GS} = 0V, I_D = 250μA		500			V
$\Delta V_{BR(DSS)}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I_D = 250μA			0.60		V/°C
$R_{DS(on)}$	Drain-Source On Resistance③	V_{GS} = 10V, I_D = 42A			0.055	0.065	Ω
$V_{GS(th)}$	Gate-Source Threshold Voltage	V_{GS} = V_{DS}, I_D = 2.5mA		3	4	5	V
$\Delta V_{GS(th)}/\Delta T_J$	Threshold Voltage Temperature Coefficient				-10		mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 500V, V_{GS} = 0V	T_J = 25°C			25	μA
			T_J = 125°C			500	
I_{GSS}	Gate-Source Leakage Current	V_{GS} = ±30V				±100	nA

Dynamic Characteristics — T_J = 25°C unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
g_{fs}	Forward Transconductance	V_{DS} = 50V, I_D = 42A		65		S
C_{iss}	Input Capacitance	V_{GS} = 0V, V_{DS} = 25V f = 1MHz		13500		pF
C_{rss}	Reverse Transfer Capacitance			185		
C_{oss}	Output Capacitance			1455		
$C_{o(cr)}$ ④	Effective Output Capacitance, Charge Related	V_{GS} = 0V, V_{DS} = 0V to 333V		845		
$C_{o(er)}$ ⑤	Effective Output Capacitance, Energy Related			425		
Q_g	Total Gate Charge	V_{GS} = 0 to 10V, I_D = 42A, V_{DS} = 250V		340		nC
Q_{gs}	Gate-Source Charge			75		
Q_{gd}	Gate-Drain Charge			155		
$t_{d(on)}$	Turn-On Delay Time	**Resistive Switching** V_{DD} = 333V, I_D = 42A R_G = 2.2Ω⑥, V_{GG} = 15V		60		ns
t_r	Current Rise Time			70		
$t_{d(off)}$	Turn-Off Delay Time			155		
t_f	Current Fall Time			50		

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I_S	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n junction diode (body diode)			84	A
I_{SM}	Pulsed Source Current (Body Diode)①				270	
V_{SD}	Diode Forward Voltage	I_{SD} = 42A, T_J = 25°C, V_{GS} = 0V			1.0	V
t_{rr}	Reverse Recovery Time	I_{SD} = 42A③ di_{SD}/dt = 100A/μs, T_J = 25°C		720		ns
Q_{rr}	Reverse Recovery Charge			20		μC
dv/dt	Peak Recovery dv/dt	$I_{SD} \leq$ 42A, di/dt $\leq$1000A/μs, V_{DD} = 100V, T_J = 125°C			8	V/ns

① Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.

② Starting at T_J = 25°C, L = 2.08mH, R_G = 2.2Ω, I_{AS} = 42A.

③ Pulse test: Pulse Width < 380μs, duty cycle < 2%.

④ $C_{o(cr)}$ is defined as a fixed capacitance with the same stored charge as C_{OSS} with V_{DS} = 67% of $V_{(BR)DSS}$.

⑤ $C_{o(er)}$ is defined as a fixed capacitance with the same stored energy as C_{OSS} with V_{DS} = 67% of $V_{(BR)DSS}$. To calculate $C_{o(cr)}$ for any value of V_{DS} less than $V_{(BR)DSS,}$ use this equation: $C_{o(er)}$ = -3.14E-7/V_{DS}^2 + 7.31E-8/V_{DS} + 2.09E-10.

⑥ R_G is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)

Microsemi reserves the right to change, without notice, the specifications and information contained herein.



Figure 1, Output Characteristics



Figure 2, Output Characteristics



Figure 3, $R_{DS(ON)}$ vs Junction Temperature



Figure 4, Transfer Characteristics



Figure 5, Gain vs Drain Current



Figure 6, Capacitance vs Drain-to-Source Voltage



Figure 7, Gate Charge vs Gate-to-Source Voltage



Figure 8, Reverse Drain Current vs Source-to-Drain Voltage



Figure 9, Forward Safe Operating Area



Figure 10, Maximum Forward Safe Operating Area



Figure 11, Transient Thermal Impedance Model



Figure 12. Maximum Effective Transient Thermal Impedance Junction-to-Case vs Pulse Duration

T-MAX™ (B2) Package Outline

e3 100% Sn Plated



These dimensions are equal to the TO-247 without the mounting hole.

Dimensions in Millimeters and (Inches)

TO-264 (L) Package Outline



Dimensions in Millimeters and (Inches)

Microsemi's products are covered by one or more of U.S.patents 4,895,810 5,045,903 5,089,434 5,182,234 5,019,522 5,262,336 6,503,786