Features

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions Most Single-clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 16K Bytes of In-System Self-Programmable Flash Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - 512 Bytes EEPROM

Endurance: 100,000 Write/Erase Cycles

- 1K Byte Internal SRAM
- Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- · Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels in TQFP Package Only
 - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, and 44-pad QFN/MLF
- Operating Voltages
 - 2.7 5.5V for ATmega16L
 - 4.5 5.5V for ATmega16
- Speed Grades
 - 0 8 MHz for ATmega16L
 - 0 16 MHz for ATmega16
- Power Consumption @ 1 MHz, 3V, and 25°C for ATmega16L
 - Active: 1.1 mA
 - Idle Mode: 0.35 mA
 - Power-down Mode: < 1 μA



8-bit AVR®
Microcontroller with 16K Bytes In-System
Programmable Flash

ATmega16 ATmega16L

Summary




2466NS-AVR-10/06






Pin Configurations

Figure 1. Pinout ATmega16





Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

Overview

The ATmega16 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega16 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega16 provides the following features: 16K bytes of In-System Programmable Flash Program memory with Read-While-Write capabilities, 512 bytes EEPROM, 1K byte SRAM, 32 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, Internal and External Interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain (TQFP package only), a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the USART, Two-wire interface, A/D Converter, SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next External Interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega16 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega16 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Pin Descriptions

VCC Digital supply voltage.

GND Ground.

Port A (PA7..PA0) Port A serves as the analog inputs to the A/D Converter.

Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

ATmega16(L)

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega16 as listed on page 56.

Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs.

Port C also serves the functions of the JTAG interface and other special features of the ATmega16 as listed on page 59.

Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega16 as listed on page 61.

RESET

Reset Input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 36. Shorter pulses are not guaranteed to generate a reset.

XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting Oscillator amplifier.

AVCC

AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

AREF

AREF is the analog reference pin for the A/D Converter.

Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.





Register Summary

\$38 (\$58) TIFR OCF2 TOV2 ICF1 OCF1A OCF1B TOV1 OCF0 TOV0 8 \$37 (\$57) SPMCR SPMIE RWWSB - RWWSRE BLBSET PGWRT PGERS SPMEN \$36 (\$56) TWCR TWINT TWEA TWSTA TWSTO TWWC TWEN - TWIE \$35 (\$55) MCUCR SM2 SE SM1 SM0 ISC11 ISC10 ISC01 ISC00 \$34 (\$54) MCUCSR JTD ISC2 - JTRF WDRF BORF EXTRF PORF 3 \$33 (\$53) TCCR0 FOC0 WGM00 COM01 COM00 WGM01 CS02 CS01 CS00 \$32 (\$52) TCNT0 Timer/Counter0 (8 Bits) OSCCAL Oscillator Calibration Register OCDR On-Chip Debug Register	Page
SSI (SSC) SPL SPL SPB SPB SP4 SP3 SP2 SP1 SP0	7
SSC (SSC)	10
\$38,658 GICR	10
\$38, 85A GIFR	83
\$38 (859) TIMSK	46, 67
\$37 (857) TIFR	68
\$37 (957) SPMCR SPMCR SPME RWWSB	3, 114, 132
\$36 (\$56) TWCR	4, 115, 132
S34 (555) MCUCR SM2 SE SM1 SM0 ISC11 ISC10 ISC01 ISC00	250
S34 (S54) MCUCSR	178 30, 66
S32 (552) TCCR0	30, 60
S32 (\$52)	81
SSQ1 ⁽¹⁾ (SS1) ⁽¹⁾ OSCCAL. Oscillator Calibration Register	83
S310 (S61)	28
S30 (S50) SFIOR ADTS2 ADTS1 ADTS0 - ACME PUD PSR2 PSR10 55.8	225
S2F (S4F) TCCR1A COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10	6,133,199,219
\$2D (\$4D) TCNT1H Timer/Counter1 - Counter Register High Byte	109
\$2C (\$4C) TCNT1L Timer/Counter1 - Counter Register Low Byte	112
\$28 (\$48)	113
\$24 (\$44) OCR1AL Timer/Counter1 - Output Compare Register A Low Byte \$28 (\$48) OCR1BH Timer/Counter1 - Output Compare Register B High Byte \$28 (\$48) OCR1BL Timer/Counter1 - Output Compare Register B Low Byte \$27 (\$477) ICR1H Timer/Counter1 - Input Capture Register B Low Byte \$27 (\$477) ICR1H Timer/Counter1 - Input Capture Register High Byte \$28 (\$48) ICR1L Timer/Counter1 - Input Capture Register High Byte \$25 (\$45) ICR1L Timer/Counter1 - Input Capture Register Low Byte \$25 (\$46) ICR1L Timer/Counter1 - Input Capture Register Low Byte \$25 (\$44) TCKT2 Timer/Counter2 - Input Capture Register Low Byte \$23 (\$43) OCR2 FOC2 WGM20 COM21 COM20 WGM21 CS22 CS21 CS20 \$24 (\$44) TCKT2 Timer/Counter2 Output Compare Register \$22 (\$42) ASSR AS2 TCN2UB OCR2UB TCR2UB \$21 (\$41) WDTCR WDTOE WDE WDP2 WDP1 WDP0 \$20 (\$40) (\$40) (\$40) WBRRH URSEL WDTOE WDE WDP2 WDP1 WDP0 \$20 (\$40) (\$40) (\$40) WBRRH URSEL UMSEL UPM1 UPM0 USBS UCS21 UCS20 UCPOL \$1F (\$3F) EEARH EEARB \$1F (\$3F) EEARH EEARB \$1F (\$3F) EEARH EEARB \$1F (\$3F) EEARH EEARB \$1F (\$3F) EEARH EEPROM Address Register Low Byte \$10 (\$30) EEDR EEPROM Data Register \$10 (\$30) EEDR EEPROM Data Register \$11 (\$38) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0 \$1F (\$3F) (\$3F) EARD DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 \$1F (\$3F) (\$3F) EARD DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 \$1F (\$3F) (\$3F) DDR4 DDA7 DDA6 DDB5 DDB6 DDB5 DDB4 DDB3 DDB0 DDB0 DDB0 S16 (\$3B) PINA PINA7 PINA6 PINA5 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 \$1F (\$3F) DDR6 DDB7 DDB6 DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 \$1F (\$3B) PINB1 PINB0 \$1F (\$3F) PORTC2 PORTC1 PORTC0 \$1F (\$3F) PORTC0 PORTC1 PORTC0 \$1F (\$3F) PORTC0 PORTC1 PORTC0 \$1F (\$3F) PORTC1 PORTC0 \$1F (\$3F) PORTC1 PORTC0 \$1F (\$3F) PORTC0 PORTC1 PORT	113
S29 (S49)	113
\$28 (\$48) OCR1BL Timer/Counter1 - Output Compare Register B Low Byte \$27 (\$47)	113
\$27 (\$47)	113
\$26 (\$46)	113
\$25 (\$45) TCCR2 FOC2 WGM20 COM21 COM20 WGM21 CS22 CS21 CS20 \$24 (\$44) TCNT2 Timer/Counter2 (8 Bits) \$23 (\$43) OCR2 Timer/Counter2 Output Compare Register \$22 (\$42) ASSR AS2 TCN2UB OCR2UB TCR2UB \$21 (\$41) WDTCR WDTOE WDE WDP2 WDP1 WDP0 \$20 (\$40) (114
\$24 (\$44) TCNT2 Timer/Counter2 (8 Bits) \$23 (\$43) OCR2 Timer/Counter2 Output Compare Register \$22 (\$42) ASSR	114
\$23 (\$43) OCR2 Timer/Counter2 Output Compare Register \$22 (\$42) ASSR	127
\$22 (\$42)	129
\$21 (\$41) WDTCR	129
\$20 ⁽²⁾ (\$40) ⁽²⁾ UBRRH URSEL — — — — UBRR[11:8] UCSRC URSEL UMSEL UPM1 UPM0 USBS UCSZ1 UCSZ0 UCPOL \$1F (\$3F) EEARH — — — — — — — — — — — — — EEAR8 \$1E (\$3E) EEARL EEPROM Address Register Low Byte \$1D (\$3D) EEDR EEPROM Data Register \$1C (\$3C) EECR — — — — — — — EERIE EEMWE EEWE EERE \$1B (\$3B) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0 \$1A (\$3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 \$19 (\$39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0	130
Second Columbia Second Col	41
\$1F (\$3F)	165
\$1E (\$3E)	164 17
\$1D (\$3D)	17
\$1C (\$3C)	17
\$1B (\$3B) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0 \$1A (\$3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 \$19 (\$39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 \$13 (\$33) PINC PINC7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0	17
\$1A (\$3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 \$19 (\$39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 \$13 (\$33) PINC PINC7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0	64
\$19 (\$39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 \$13 (\$33) PINC PINC7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0	64
\$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0	64
\$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0	64
\$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0	64
\$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0	64
\$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0	65
\$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0	65
	65
\$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0	65
, , , , , , , , , , , , , , , , , , ,	65
\$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0	65
\$0F (\$2F) SPDR SPI Data Register	140
\$0E (\$2E)	140
\$0D (\$2D)	138
\$0C (\$2C) UDR USART I/O Data Register	161
\$0B (\$2B) UCSRA RXC TXC UDRE FE DOR PE U2X MPCM	162
\$0A (\$2A)	163 165
\$09 (\$29) UBRRL USART Baud Rate Register Low Byte \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0	200
	215
\$07 (\$27) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 \$06 (\$26) ADCSRA ADEN ADSC ADATE ADIF ADIE ADPS2 ADPS1 ADPS0	217
\$05 (\$25) ADCH ADC Data Register High Byte	217
\$05 (\$25) ADCH ADC Data Register High Byte \$04 (\$24) ADCL ADC Data Register Low Byte	218
\$03 (\$23) TWDR Two-wire Serial Interface Data Register	180
\$02 (\$22) TWAR TWA6 TWA5 TWA4 TWA3 TWA2 TWA1 TWA0 TWGCE	180

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$01 (\$21)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	179
\$00 (\$20)	TWBR Two-wire Serial Interface Bit Rate Register							178		

- Notes: 1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.
 - 2. Refer to the USART description for details on how to access UBRRH and UCSRC.
 - 3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 - 4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.





Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	LOGIC INSTRUCTIONS	S			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \vee Rr$	Z,N,V	1
OR ORI	Rd, Rr Rd, K	Logical OR Register and Constant	Rd ← Rd v Ki Rd ← Rd v K	Z,N,V Z,N,V	1
EOR	Rd, Rr	Logical OR Register and Constant Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd, Ki	One's Complement	Rd ← \$FF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← \$FF	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUCT		Laur I	T no. no. 1		
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
JMP	k	Indirect Jump to (Z)	PC ← Z PC ← k	None	3
RCALL	k	Direct Jump Relative Subroutine Call	PC ← PC + k + 1	None None	3
ICALL	K	Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
СР	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCS	6.	Barrack if Orange Olaracad	14 (O O) the a DO DO the A	Mana	
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	
BRCC BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRCC BRSH BRLO	k k	Branch if Same or Higher Branch if Lower	if (C = 0) then PC \leftarrow PC + k + 1 if (C = 1) then PC \leftarrow PC + k + 1	None None	1/2
BRCC BRSH BRLO BRMI	k k k	Branch if Same or Higher Branch if Lower Branch if Minus	$\begin{split} &\text{if } (C=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N=1) \text{ then } PC \leftarrow PC+k+1 \end{split}$	None None None	1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL	k k k	Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus	$\begin{split} &\text{if } (C=0) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (C=1) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (N=1) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (N=0) \text{ then } PC \leftarrow PC + k + 1 \end{split}$	None None None	1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE	k k k k	Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed	$\begin{split} &\text{if } (C=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \end{split}$	None None None None None	1/2 1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT	k k k k k	Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed	$\begin{split} &\text{if } (C=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=1) \text{ then } PC \leftarrow PC+k+1 \end{split}$	None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS	k k k k	Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	$\begin{split} &\text{if } (C=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (H=1) \text{ then } PC \leftarrow PC+k+1 \\ \end{split}$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT	k k k k k	Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed	$\begin{split} &\text{if } (C=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=1) \text{ then } PC \leftarrow PC+k+1 \end{split}$	None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC	k k k k k k	Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared	$\begin{split} &\text{if } (C=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (H=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (H=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (H=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (T=1) \text{ then } PC \leftarrow PC+k+1 \\ \end{split}$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC BRTS	k k k k k k k k k k k k k k k k k k k	Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared Branch if T Flag Set	$\begin{split} &\text{if } (C=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (C=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (N\oplus V=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (H=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (H=0) \text{ then } PC \leftarrow PC+k+1 \\ \end{split}$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2

ATmega16(L)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
DATA TRANSFER I	NSTRUCTIONS			•	
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+ Rd, - X	Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$Rd \leftarrow (X), X \leftarrow X + 1$ $X \leftarrow X - 1, Rd \leftarrow (X)$	None None	2
LD	Rd, Y	Load Indirect Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST ST	Y, Rr Y+, Rr	Store Indirect Store Indirect and Post-Inc.	$(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None None	2 2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM	D.I.D.	Store Program Memory	(Z) ← R1:R0	None	-
OUT	Rd, P	In Port Out Port	$Rd \leftarrow P$ $P \leftarrow Rr$	None None	1
PUSH	P, Rr Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
BIT AND BIT-TEST	•	Top register from etask	, na c emen	110110	
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None CDEC(a)	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$ $SREG(s) \leftarrow 0$	SREG(s) SREG(s)	1
BCLR BST	Rr, b	Flag Clear Bit Store from Register to T	$SREG(S) \leftarrow 0$ $T \leftarrow Rr(b)$	T SREG(S)	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	C	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1←0	1 -	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S V	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV SET		Clear Twos Complement Overflow Set T in SREG	V ← 0 T ← 1	T T	1
CLT	+	Clear T in SREG	T ← 0	T	1
SEH	<u> </u>	Set Half Carry Flag in SREG	H ← 1	H	1
U_11	1	Josephan Garry Flag III ONEO			





Mnemonics	Operands	Description	Operation	Flags	#Clocks	
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1	
MCU CONTROL INSTRUCTIONS						
NOP		No Operation		None	1	
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1	
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1	
BREAK		Break	For On-Chip Debug Only	None	N/A	

Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
		ATmega16L-8AC ATmega16L-8PC ATmega16L-8MC	44A 40P6 44M1	Commercial (0°C to 70°C)
8	2.7 - 5.5V	ATmega16L-8AI ATmega16L-8AU ⁽¹⁾ ATmega16L-8PI ATmega16L-8PU ⁽¹⁾ ATmega16L-8MI ATmega16L-8MU ⁽¹⁾	44A 44A 40P6 40P6 44M1 44M1	Industrial (-40°C to 85°C)
	4.5 - 5.5V	ATmega16-16AC ATmega16-16PC ATmega16-16MC	44A 40P6 44M1	Commercial (0°C to 70°C)
16		ATmega16-16AI ATmega16-16AU ⁽¹⁾ ATmega16-16PI ATmega16-16PU ⁽¹⁾ ATmega16-16MI ATmega16-16MU ⁽¹⁾	44A 44A 40P6 40P6 44M1 44M1	Industrial (-40°C to 85°C)

Note: 1. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


	Package Type						
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)						
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)						
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)						





Packaging Information

44A



COMMON DIMENSIONS

(Unit of Measure = mm)

	(,	
SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	11.75	12.00	12.25	
D1	9.90	10.00	10.10	Note 2
Е	11.75	12.00	12.25	
E1	9.90	10.00	10.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е		0.80 TYP		

2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

1. This package conforms to JEDEC reference MS-026, Variation ACB.

3. Lead coplanarity is 0.10 mm maximum.

10/5/2001

AMEL	2325 C
AIIIEL	San Jo


Notes:


Orchard Parkway ose, CA 95131


TITLE 44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
44A	В

40P6







Notes:

- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

MIN	NOM	MAX	NOTE
_	_	4.826	
0.381	_	_	
52.070	_	52.578	Note 2
15.240	_	15.875	
13.462	_	13.970	Note 2
0.356	_	0.559	
1.041	_	1.651	
3.048	_	3.556	
0.203	_	0.381	
15.494	_	17.526	
	- 0.381 52.070 15.240 13.462 0.356 1.041 3.048 0.203 15.494	0.381 - 52.070 - 15.240 - 13.462 - 0.356 - 1.041 - 3.048 - 0.203 - 15.494	- - 4.826 0.381 - - 52.070 - 52.578 15.240 - 15.875 13.462 - 13.970 0.356 - 0.559 1.041 - 1.651 3.048 - 3.556 0.203 - 0.381

09/28/01




2325 Orchard Parkway San Jose, CA 95131 **TITLE 40P6**, 40-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)

DRAWING NO. 40P6

NO. REV.



44M1



Errata

The revision letter in this section refers to the revision of the ATmega16 device.

ATmega16(L) Rev. M

- First Analog Comparator conversion may be delayed
- · Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2

3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

ATmega16(L) Rev. L

- First Analog Comparator conversion may be delayed
- · Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising $V_{\rm CC}$, the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer





If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2

3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

ATmega16(L) Rev. K

- First Analog Comparator conversion may be delayed
- · Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2

3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from

succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.

 If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

ATmega16(L) Rev. J

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2

3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

ATmega16(L) Rev. I

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising $V_{\rm CC}$, the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.





2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2

3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

ATmega16(L) Rev. H

- First Analog Comparator conversion may be delayed
- · Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input

First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2

3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

If ATmega16 is the only device in the scan chain, the problem is not visible.

ATmega16(L)

- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.





Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

Rev. 2466N-10/06

- 1. Updated "Timer/Counter Oscillator" on page 31.
- 2. Updated "Fast PWM Mode" on page 102.
- 3. Updated Table 38 on page 83, Table 40 on page 84, Table 45 on page 112, Table 47 on page 113, Table 50 on page 129 and Table 52 on page 130.
- 4. Updated C code example in "USART Initialization" on page 150.
- 5. Updated "Errata" on page 343.

Rev. 2466M-04/06

- 1. Updated typos.
- 2. Updated "Serial Peripheral Interface SPI" on page 136.
- 3. Updated Table 86 on page 222, Table 116 on page 279 ,Table 121 on page 298 and Table 122 on page 300.

Rev. 2466L-06/05

- 1. Updated note in "Bit Rate Generator Unit" on page 179.
- 2. Updated values for V_{INT} in "ADC Characteristics" on page 300.
- 3. Updated "Serial Programming Instruction set" on page 279.
- 4. Updated USART init C-code example in "USART" on page 145.

Rev. 2466K-04/05

- 1. Updated "Ordering Information" on page 11.
- 2. MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".
- 3. Updated "Electrical Characteristics" on page 294.

Rev. 2466J-10/04

1. Updated "Ordering Information" on page 11.

Rev. 2466I-10/04

- 1. Removed references to analog ground.
- 2. Updated Table 7 on page 28, Table 15 on page 38, Table 16 on page 42, Table 81 on page 211, Table 116 on page 279, and Table 119 on page 296.
- 3. Updated "Pinout ATmega16" on page 2.
- 4. Updated features in "Analog to Digital Converter" on page 205.
- 5. Updated "Version" on page 230.
- 6. Updated "Calibration Byte" on page 264.

- 7. Added "Page Size" on page 265.
- Rev. 2466H-12/03
- 1. Updated "Calibrated Internal RC Oscillator" on page 29.
- Rev. 2466G-10/03
- 1. Removed "Preliminary" from the datasheet.
- 2. Changed ICP to ICP1 in the datasheet.
- 3. Updated "JTAG Interface and On-chip Debug System" on page 36.
- 4. Updated assembly and C code examples in "Watchdog Timer Control Register WDTCR" on page 43.
- 5. Updated Figure 46 on page 103.
- 6. Updated Table 15 on page 38, Table 82 on page 218 and Table 115 on page 279.
- 7. Updated "Test Access Port TAP" on page 223 regarding JTAGEN.
- 8. Updated description for the JTD bit on page 232.
- 9. Added note 2 to Figure 126 on page 255.
- 10. Added a note regarding JTAGEN fuse to Table 105 on page 263.
- 11. Updated Absolute Maximum Ratings* and DC Characteristics in "Electrical Characteristics" on page 294.
- 12. Updated "ATmega16 Typical Characteristics" on page 302.
- 13. Fixed typo for 16 MHz QFN/MLF package in "Ordering Information" on page 11.
- 14. Added a proposal for solving problems regarding the JTAG instruction IDCODE in "Errata" on page 15.
- Rev. 2466F-02/03
- 1. Added note about masking out unused bits when reading the Program Counter in "Stack Pointer" on page 12.
- 2. Added Chip Erase as a first step in "Programming the Flash" on page 291 and "Programming the EEPROM" on page 292.
- 3. Added the section "Unconnected pins" on page 55.
- 4. Added tips on how to disable the OCD system in "On-chip Debug System" on page 34.
- 5. Removed reference to the "Multi-purpose Oscillator" application note and "32 kHz Crystal Oscillator" application note, which do not exist.
- 6. Added information about PWM symmetry for Timer0 and Timer2.





- 7. Added note in "Filling the Temporary Buffer (Page Loading)" on page 256 about writing to the EEPROM during an SPM Page Load.
- 8. Removed ADHSM completely.
- 9. Added Table 73, "TWI Bit Rate Prescaler," on page 183 to describe the TWPS bits in the "TWI Status Register TWSR" on page 182.
- 10. Added section "Default Clock Source" on page 25.
- 11. Added note about frequency variation when using an external clock. Note added in "External Clock" on page 31. An extra row and a note added in Table 118 on page 296.
- 12. Various minor TWI corrections.
- 13. Added "Power Consumption" data in "Features" on page 1.
- 14. Added section "EEPROM Write During Power-down Sleep Mode" on page 22.
- 15. Added note about Differential Mode with Auto Triggering in "Prescaling and Conversion Timing" on page 208.
- 16. Added updated "Packaging Information" on page 12.
- Rev. 2466E-10/02
- 1. Updated "DC Characteristics" on page 294.
- Rev. 2466D-09/02
- 1. Changed all Flash write/erase cycles from 1,000 to 10,000.
- 2. Updated the following tables: Table 4 on page 26, Table 15 on page 38, Table 42 on page 85, Table 45 on page 112, Table 46 on page 112, Table 59 on page 144, Table 67 on page 168, Table 90 on page 237, Table 102 on page 261, "DC Characteristics" on page 294, Table 119 on page 296, Table 121 on page 298, and Table 122 on page 300.
- 3. Updated "Errata" on page 15.
- Rev. 2466C-03/02
- 1. Updated typical EEPROM programming time, Table 1 on page 20.
- 2. Updated typical start-up time in the following tables:

Table 3 on page 25, Table 5 on page 27, Table 6 on page 28, Table 8 on page 29, Table 9 on page 29, and Table 10 on page 30.

- 3. Updated Table 17 on page 43 with typical WDT Time-out.
- 4. Added Some Preliminary Test Limits and Characterization Data.

Removed some of the TBD's in the following tables and pages:

Table 15 on page 38, Table 16 on page 42, Table 116 on page 272 (table removed in document review #D), "Electrical Characteristics" on page 294, Table 119 on page 296, Table 121 on page 298, and Table 122 on page 300.

5. Updated TWI Chapter.

Added the note at the end of the "Bit Rate Generator Unit" on page 179.

- 6. Corrected description of ADSC bit in "ADC Control and Status Register A ADCSRA" on page 220.
- 7. Improved description on how to do a polarity check of the ADC doff results in "ADC Conversion Result" on page 217.
- 8. Added JTAG version number for rev. H in Table 87 on page 230.
- 9. Added not regarding OCDEN Fuse below Table 105 on page 263.
- 10. Updated Programming Figures:

Figure 127 on page 265 and Figure 136 on page 277 are updated to also reflect that AVCC must be connected during Programming mode. Figure 131 on page 273 added to illustrate how to program the fuses.

- 11. Added a note regarding usage of the "PROG_PAGELOAD (\$6)" on page 283 and "PROG_PAGEREAD (\$7)" on page 283.
- **12.** Removed alternative algorthm for leaving JTAG Programming mode. See "Leaving Programming Mode" on page 291.
- 13. Added Calibrated RC Oscillator characterization curves in section "ATmega16 Typical Characteristics" on page 302.
- 14. Corrected ordering code for QFN/MLF package (16MHz) in "Ordering Information" on page 11.
- 15. Corrected Table 90, "Scan Signals for the Oscillators(1)(2)(3)," on page 237.





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2006 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, Everywhere You Are®, AVR®, AVR Studio®, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.