

捷多邦,专业PCB打样工厂,24小时加急出货

AT1314

Preliminary Product Information High-Efficiency Step-Down Current Regulator For LEDs

Feature

- 4.75V to 16V Supply Voltage Operating Range.
- 600KHz ±15% Fixed Switching Frequency.
- Voltage-Mode PWM Step-Down Regulator.
- Built-in Power MOSFET, $Rds(on) = 100m \Omega$.
- 1A Output Current, Up to 91.9% Efficiency
- 0.4V±1.5% Internal Reference
- Shutdown Current less than 20uA.
- Thermal-Shutdown and Built-in Soft-Start.
- Cycle-by-Cycle Current-Limit Protection.
- Under-Voltage Lockout Protection.
- Output Voltage Adjustable From 0.4V to 16V.
- SOP-8 Package.

Application

- Backlight for LCD Panels
- Battery-Powered Backlight Applications
- Cell Phones
- PDAs
- Other Handheld Devices with Dual Displays.


Description

AT1314 is a voltage-mode PWM step-down DC-DC converter capable of driving up to 1A loads over a wide input supply range with excellent line and load regulation characteristics. High efficiency is obtained through the use of a low Rds(on) P-channel power switch.

It uses a fixed switching frequency up to 600KHz thus allowing smaller sized components. The output voltage level is user-programmable via an external resistive voltage divider. The built-in soft-start can reduce inrush current on the input source at turn on.

The device also has built-in cycle-by-cycle current-limit, thermal shutdown, under-voltage lockout and an ON/OFF logic-control that can power down the regulator to a shutdown mode. In shutdown mode the regulator draws less than 20uA of supply current.

AT1314 is available in SOP-8 package.




Aimtron reserves the right without notice to change this circuitry and specifications.

Block Diagram



Pin Configuration



Ordering Information

Part number	Package	Marking	
AT1314S_GRE	SOP-8,Green	AT1314S,Date Code with one bottom line	

*For more marking information, contact out sales representative directly

Pin Descriptions

Pin N0.	Symbol	I/0	Description
1	IN	Р	Power Input. IN supplies power to the IC and Step-down converter switch. IN must be bypassed with a low-ESR capacitor.
2	EN	Ι	Enable input. EN is a digital input that turns the regulator on/off. Driver EN high to turn on the regulator, drive it low to turn it off. EN pin is also a dimming control input.
3	COMP	0	Error Amplifier Output. A series RC network connected to this pin compensates AT1314.
4	FB	Ι	Feedback Input. Connect a resistive divider from switching output to FB to ground.
5,6	GND	Р	Ground.
7,8	SW	0	Power Switching Output.



Absolute Maximum Ratings

Paramete	r	Rated Value	unit
IN , EN voltage		-0.3 to 18	V
SW voltage		-1 to IN+1	V
FB, COMP voltage		-0.3 to 6	V
Quiescent current		5	mA
Junction Temperature		150	°C
Lead Temperature (For Green pro	duct)	260	°C
Storage Temperature		-65~150	°C
ESD Sugger (ikility)	HBM	2	KV
ESD Susceptibility*2	MM	200	V

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Device are ESD sensitive. Handling precaution recommended. The Human Body model is a 100pF capacitor discharged through a $1.5 K\Omega$ resistor into each pin.

Parameter	Symbol		TT •4		
		Min.	Тур.	Max.	Unit
Power supply voltage	IN	4.75	12	16	V
Operating temperature	Тор	-20	+25	+85	°C

Recommended Operation Conditions




Electrical Characteristics


		(IN=12V, EN=5V,	Ta=+25	, unless otherwise noted)		
Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Units
Input operating voltage	IN		4.75	12	16	V
Input under-voltage lockout threshold	V _{UVLO}	IN Rising	3.8	4.2	4.6	V
UVLO hysteresis			-	500	-	mV
Quiescent Current	Iin	V _{FB} =0.5V	-	3.5	-	mA
Shutdown Current	I _{SHDN}	EN =GND	-	20	50	uA
Oscillator Frequency	F _{SW}	Ta=+25	-	600	-	KHz
Feedback Regulation voltage	V _{FB}	Ta=+25	-	0.4	-	V
FB Input Bias Current	I _{FB}	V _{FB} =0.4V	-50	-	50	nA
Current limit			-	1	-	А
Maximum Duty Cycle	D _{MAX}	FB=0.3V	-	-	100	%
Minimum Duty Cycle	D _{MIIN}	FB=0.5V	0	-	-	%
SW Switch On-Resistance	R _{SW-DS(ON)}	I _{SW} =1A	-	100	130	mΩ
SW Leakage Current	I _{SW}	IN=13.5V,V _{SW} =GND , EN=0V	_	0.1	20	μΑ
Error Amplifier Voltage Gain			-	70	-	dB
Error Amplifier Trans-conductance			500	800	1000	μA/V
Soft-Start Time			-	0.8	-	ms
EN Pull Up Current		EN=0V	-	1	-	μΑ
EN T	V _{IH}		2.0	-	-	V
EN Trip Level	V _{IL}		-	-	0.5	V
Thermal Shutdown			-	160	-	



Typical characteristics

(See the Typical Applications Circuit, $L=8.2uH \sim 47uH$, unless otherwise noted)













Typical Application Circuit



Direct – PWM Dimming





General Description

The AT1314 features a PWM step-down converter operating with a fixed switching frequency of 600 KHz and uses internal power MOSFET to provide maximum efficiency. The output voltage of the converter can be set as low as 0.4V with external resistive divider. When trans-conductance signal is higher than saw-tooth wave, then PWM comparator will produce ON-time signal to set internal flip-flop, which turns on the switching power MOSFET. The external inductor current ramps up linearly, storing energy in a magnetic field. Once peak current of flowing through switching power MOSFET over current-limited threshold or trans-conductance signal level is lower than saw-tooth wave, the switching power MOSFET will turns off, the flip-flop resets, and external schottky diode turns on. This forces the current through the inductor to ramp back down, transferring the energy stored in the magnetic field to the output capacitor and load. To add higher flexibility to the selection of external component values, the device uses external loop compensation.

Soft-Start

AT1314 is built-in soft-start function. When power up, after input voltage is above the under-voltage lockout threshold, then soft-start allows a gradual increase of COMP voltage to get to a steady state operating point. Therefore, reducing input surge currents. During this time, the COMP voltage increases and the output duty cycle is allowed to increase from zero to the value required for regulation. The maximum load current is available after the soft-start cycle is completed. When EN pin is taken low, the soft-start capacitor is discharge to ground.

Cycle-by-Cycle Over-Current Protection

The AT1314 provides cycle-by-cycle over-current protection. Current limit is accomplished using a separate dedicated comparator. If the current sense amplifier output voltage is larger than current-limited threshold level, it will be immediately turned off power MOS. The current-limit feature protects against a hard short or over current fault at the output.

Thermal-Overload Protection

Thermal-overload protection limits total power dissipation in the AT1314. When the junction temperature exceeds Tj=160, a thermal sensor activates the thermal protection, which shuts down the IC, allowing the IC to cool. Once the device cools down by 15 , IC will automatically recover normal operation. For continuous operation, do not exceed the absolute maximum junction-temperature rating of Tj=150 .



Applications Information

External components of step-down converter can be designed by performing simple calculations. It must be to follow regulation by the output voltage and the maximum load current, as well as maximum and minimum input voltages. Begin by selecting an inductor value. Once L is know, choose the diode and capacitors.

PWM Dimming Control

EN is also used as a digital input, allowing LED brightness control with a logic-level PWM signal applied directly to EN. The frequency range is from 100Hz to 1kHz, while 0% duty cycle corresponds to zero current and 100% duty cycle corresponds to full current. The error amplifier and compensation Capacitor form a lowpass filter, so PWM dimming results in DC current to the LEDs without any additional RC filters required

Inductor

Inductor selection depends on input voltage, output voltage, maximum current, switching frequency and availability of inductor values. The following buck circuit equations are useful in choosing the inductor values based on the application. Choose an inductor that does not saturate under the maximum rating load conditions. The magnitude of inductance is selected to maintain a peak to peak ripple current of 30% of the maximum load current.

The peak inductor current is given by:

$$I_{Lpeak} = I_{LAVG} + \frac{\Delta I_{L}}{2}$$
$$I_{LAVG} = \frac{I_{in}}{D}$$
$$D = \frac{V_{O}}{V_{in}}$$

D is the MOSFET turn on ratio

where:

I_L is the inductor peak-to-peak current ripple and is decided by:

$$\Delta I_{L} = \frac{V_{in} - V_{O}}{L} \times \frac{D}{f_{OSC}} \Longrightarrow L = \frac{(V_{in} - V_{O}) \times D}{\Delta I_{L} \times f_{OSC}}$$

f_{OSC} is the switching frequency.

The inductor should be chosen to be able to handle this current and inductor saturation current rating should be greater than I_{PEAK} .



Diode selection

When the power switch turns off, the current through the inductor continues to flow. The path for this current is through the diode connected between the switch output and ground. This forward biased diode must has a minimum voltage drop and recovery times. Schottky diode is recommended and it should be able to handle those current. As usual, the reverse voltage rating of the diode should be at least 1.3 times greater than the maximum input voltage, and current rating is greater than the maximum load current.

Setting the Maximum LED Current

Resistor R_{EF} sets the maximum current in the primary chains of LEDs:

$$I_{LEDMAX} = \frac{400mV}{R_{EP}}$$

Where I_{LEDMAX} is the maximum LED current.

Input capacitor

An input capacitor helps to provide additional current to the power supply as well as smooth input voltage variations in high current switching regulators. When selecting an input capacitor, a low ESR capacitor is required to keep the noise at the IC to a minimum. Ceramic capacitors are preferred, but tantalum or low-ESR electrolytic capacitors may also suffice. Choose an input capacitor who's maximum voltage rating is 1.3 times greater than the maximum input voltage, and who's RMS current rating is equal to one-half of the maximum dc load current. It may be necessary in some designs to add a small valued ceramic type capacitor in parallel with the input capacitor to prevent any ring.

Output Capacitor

The output capacitor acts to smooth the dc output voltage and also provides energy storage. Selection of an output capacitor, with an associated equivalent series resistance (ESR), impacts both the amount of output ripple voltage and stability of the control loop. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple is estimated to be:

$$\Delta V_{ripple} = \frac{(1-D) \times V_O}{8 \times L \times C_{OUT} \times f_{OSC}^2}$$



For low ESR ceramic capacitors, the output ripple is dominated by the charging or discharging of the output capacitor.

In the case of low-ESR electrolytic capacitors, Output ripple voltage drop caused by the switching current through the ESR of the output capacitor. The output ripple is estimated as:

 $V_{RIPPLE} \cong \Delta I_L \times R_{ESR}$

Impacting frequency stability of the overall control loop, the output capacitance, in conjunction with the inductor, creates a double pole inside the feedback loop. In addition the capacitance and the ESR value create a zero. These frequency response effects together with the internal frequency compensation circuitry of AT1314 modify the gain and phase shift of the closed loop system.

Compensation

The step-down loop can be compensated by adjusting the external components connected to the COMP pin. The COMP pin is connected to the output of the internal trans-conductance error amplifier. The compensation capacitor adjusts the low frequency gain , and the series resistor value adjusts the high frequency gain. A series capacitor-resistor combination sets a pole-zero combination to control the characteristics of the control system. The system has 2 poles and one zero of importance, 2 poles consist of compensation capacitor and output capacitor. One zero is produced by the compensation capacitor and the compensation resistor.

If electrolytic capacitor with relatively high ESR is used, the zero due to the capacitance and ESR of the output capacitor can be compensated by a third pole set by the compensation resistor and another compensation capacitor connected form COMP pin to ground.


PCB layout guidelines

Careful printed circuit layout is extremely important to avoid causing parasitical capacitance and line inductance. The following layout guidelines are recommended to achieve optimum performance.

- Please the buck converter diode and inductor close to the SW pin and no via.
- Please ceramic bypass capacitors near the input pin.
- Locate all feedback resistive dividers as close to their respective feedback pins as possible.
- Use wide traces and trace length is short as possible.




Outline 8-pin SOP



SYMBOL	INCHES		MILLIN	NOTES	
SIMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.188	0.197	4.80	5.00	-
В	0.149	0.158	3.80	4.00	-
С	0.228	0.244	5.80	6.20	-
D	0.050	BSC	1.27	BSC	-
Е	0.013	0.020	0.33	0.51	-
F	0.004	0.010	0.10	0.25	-
Н	0.053	0.069	1.35	1.75	-
J	0.011	0.019	0.28	0.48	
K	0.007	0.010	0.19	0.25	
М	0.016	0.050	0.40	1.27	
e1	45 ⁰		45 ⁰		
α	0^{0}	8^0	0^0	8^0	-



Reflow Profiles



Profile Feature	Sn-Pb Eutectic Assembly		Pb-Free Assembly		
	Large Body Pkg. thickness ≥2.5mm or Pkg. volume ≥350mm ³	Small Body Pkg. thickness <2.5mm or Pkg. volume <350mm ³	Large Body Pkg. thickness ≥2.5mm or Pkg. volume ≥350mm ³	Small Body Pkg. thickness ≥2.5mm or Pkg. volume ≥350mm ³	
Average ramp-up rate (TL to TP)	3°C/seco	ond max.	3°C/second max.		
Preheat -Temperature Min(Tsmin) -Temperature Max (Tsmax) -Time (min to max)(ts)	100°C 150°C 60-120 seconds		150°C 200°C 60-180 seconds		
Tsmax to TL -Ramp-up Rate			3°C/second max.		
Time maintained above: -Temperature (TL) -Time (tL)	183°C 60-150 seconds		217°C 60-150 seconds		
Peak Temperature(Tp)	225+0/-5°C	240+0/-5°C	245+0/-5°C 250+0/-5		
Time within 5°C of actual Peak Temperature (tp)	10-30 seconds	10-30 seconds	10-30 seconds	20-40 seconds	
Ramp-down Rate	6°C/second max.		3°C/second max.		
Time 25°C to Peak Temperature	6 minutes max. 8 minutes max.		s max.		

*All temperatures refer to topside of the package, measured on the package body surface.