查询CY2304_05供应商

捷多邦,专业PCB打样工厂,24小时加急出货

CY2304

3.3V Zero Delay Buffer

Features

 Zero input-output propagation delay, adjustable by capacitive load on FBK input

YPRESS

- Multiple configurations—see "Available Configurations" table
- Multiple low-skew outputs
- 10-MHz to 133-MHz operating range
- 90 ps typical peak cycle-to-cycle jitter at 15pF, 66MHz
- Space-saving 8-pin 150-mil SOIC package
- 3.3V operation
- Industrial temperature available

Functional Description

The CY2304 is a 3.3V zero delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high-performance applications.

The part has an on-chip phase-locked loop (PLL) that locks to an input clock presented on the REF pin. The PLL feedback is required to be driven into the FBK pin, and can be obtained from one of the outputs. The input-to-output skew is guaranteed to be less than 250 ps, and output-to-output skew is guaranteed to be less than 200 ps.


The CY2304 has two banks of two outputs each.

The CY2304 PLL enters a power-down state when there are no rising edges on the REF input. In this mode, all outputs are three-stated and the PLL is turned off, resulting in less than $25 \ \mu$ A of current draw.

Multiple CY2304 devices can accept the same input clock and distribute it in a system. In this case, the skew between the outputs of two devices is guaranteed to be less than 500 ps.

The CY2304 is available in two different configurations, as shown in the "Available Configurations" table. The CY2304–1 is the base part, where the output frequencies equal the reference if there is no counter in the feedback path.

The CY2304–2 allows the user to obtain Ref and 1/2x or 2x frequencies on each output bank. The exact configuration and output frequencies depends on which output drives the feedback pin.





onductor Corporation • 3001 North First Street • San Jose CA 95134 • 408-943-2600




CY2304

Pin Description

| Pin | Signal | Description | |
|-----|----------------------|--|--|
| 1 | REF ^[1] | Input reference frequency, 5V-tolerant input | |
| 2 | CLKA1 ^[2] | Clock output, Bank A | |
| 3 | CLKA2 ^[2] | Clock output, Bank A | |
| 4 | GND | Ground | |
| 5 | CLKB1 ^[2] | Clock output, Bank B | |
| 6 | CLKB2 ^[2] | Clock output, Bank B | |
| 7 | V _{DD} | 3.3V supply | |
| 8 | FBK | PLL feedback input | |

Zero Delay and Skew Control

REF. Input to CLKA/CLKB Delay vs. Difference in Loading Between FBK Pin and CLKA/CLKB Pins



Output Load Difference: FBK Load - CLKA/CLKB Load (pF)

To close the feedback loop of the CY2304, the FBK pin can be driven from any of the four available output pins. The output driving the FBK pin will be driving a total load of 7 pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input-output delay. This is shown in the graph above.

For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally

loaded. If input-output delay adjustments are required, use the above graph to calculate loading differences between the feedback output and remaining outputs.

For zero output-output skew, be sure to load outputs equally. For further information on using CY2304, refer to the application note "CY2308: Zero Delay Buffer."



Maximum Ratings

| Supply Voltage to Ground Potential0.5V to +7.0V | Storage Temperature65°C to +150°C |
|--|---|
| DC Input Voltage (Except Ref)–0.5V to V _{DD} + 0.5V | Junction Temperature150°C |
| DC Input Voltage REF0.5 to 7V | Static Discharge Voltage (per MIL-STD-883, Method 3015)> 2000V |

Operating Conditions for CY2304SC-X Commercial Temperature Devices

| | • | | | |
|-----------------|--|------|------|------|
| Parameter | Description | Min. | Max. | Unit |
| V _{DD} | Supply Voltage | 3.0 | 3.6 | V |
| T _A | Operating Temperature (Ambient Temperature) | 0 | 70 | °C |
| CL | Load Capacitance (below 100 MHz) | - | 30 | pF |
| | Load Capacitance (from 100 MHz to 133 MHz) | - | 15 | pF |
| C _{IN} | Input Capacitance ^[3] | - | 7 | pF |
| t _{PU} | Power-up time for all V _{DD} s to reach minimum specified voltage (power ramps must be monotonic) | 0.05 | 50 | ms |

Electrical Characteristics for CY2304SC-X Commercial Temperature Devices

| Parameter | Description | Test Conditions | Min. | Max. | Unit |
|---------------------------|------------------------------------|---|------|-------|------|
| V _{IL} | Input LOW Voltage | | - | 0.8 | V |
| V _{IH} | Input HIGH Voltage | | 2.0 | - | V |
| IIL | Input LOW Current | V _{IN} = 0V | - | 50.0 | μA |
| IIH | Input HIGH Current | V _{IN} = V _{DD} | - | 100.0 | μΑ |
| V _{OL} | Output LOW Voltage ^[4] | I _{OL} = 8 mA (–1, –2) | - | 0.4 | V |
| V _{OH} | Output HIGH Voltage ^[4] | I _{OH} = –8 mA (–1, –2) | 2.4 | - | V |
| I _{DD} (PD mode) | Power-down Supply Current | REF = 0 MHz | - | 12.0 | μΑ |
| I _{DD} | Supply Current | Unloaded outputs, 100-MHz REF, Select inputs at V _{DD} or GND | - | 45.0 | mA |
| | | Unloaded outputs, 66-MHz REF (-1,-2) | - | 32.0 | mA |
| | | Unloaded outputs, 33-MHz REF (-1,-2) | - | 18.0 | mA |

Switching Characteristics for CY2304SC-X Commercial Temperature Devices ^[5]

| Parameter | Name | Test Conditions | | Тур. | Max. | Unit |
|----------------|---|---|------|------|-------|------|
| t ₁ | Output Frequency | 30-pF load, all devices | 10 | _ | 100 | MHz |
| t ₁ | Output Frequency | 15-pF load, -1, -2 devices | 10 | _ | 133.3 | MHz |
| | Duty Cycle ^[4] = $t_2 \div t_1$ (-1,-2) | Measured at 1.4V, F _{OUT} = 66.66 MHz 30-pF load | 40.0 | 50.0 | 60.0 | % |
| | Duty Cycle ^[4] = $t_2 \div t_1$ (-1,-2) | Measured at 1.4V, F _{OUT} < 50.0 MHz 15-pF load | 45.0 | 50.0 | 55.0 | % |
| t ₃ | Rise Time ^[4] (–1, –2) | Measured between 0.8V and 2.0V, 30-pF load | - | _ | 2.20 | ns |
| t ₃ | Rise Time ^[4] (–1, –2) | Measured between 0.8V and 2.0V, 15-pF load | - | _ | 1.50 | ns |

Notes:

3. Applies to both REF clock and FBK.

A. Parameter is guaranteed by design and characterization. Not 100% tested in production.
All parameters are specified with loaded output.



Switching Characteristics for CY2304SC-X Commercial Temperature Devices (continued)^[5]

| Parameter | Name | Test Conditions | Min. | Тур. | Max. | Unit |
|-------------------|---|---|------|------|------|------|
| t ₄ | Fall Time ^[4] (–1, –2) | Measured between 0.8V and 2.0V, 30-pF load | | - | 2.20 | ns |
| t ₄ | Fall Time ^[4] (–1, –2) | Measured between 0.8V and 2.0V, 15-pF load | _ | _ | 1.50 | ns |
| t ₅ | Output-to-Output Skew on same Bank (–1,–2) ^[4] | All outputs equally loaded | _ | - | 200 | ps |
| | Output Bank A to Output Bank B Skew (–1) | All outputs equally loaded | _ | - | 200 | ps |
| | Output Bank A to Output Bank B Skew (–2) | All outputs equally loaded | _ | _ | 400 | ps |
| t ₆ | Skew, REF Rising Edge to FBK Rising Edge ^[4] | Measured at V _{DD} /2 | _ | 0 | ±250 | ps |
| t ₇ | Device-to-Device Skew ^[4] | Measured at $V_{DD}/2$ on the FBK pins of devices | _ | 0 | 500 | ps |
| tj | Cycle-to-Cycle Jitter ^[4] | Measured at 66.67 MHz, loaded outputs, 15-pF load | - | 90 | 175 | ps |
| | (-1) | Measured at 66.67 MHz, loaded outputs, 30-pF load | - | _ | 200 | ps |
| | | Measured at 133.3 MHz, loaded outputs, 15 pF load | _ | _ | 100 | ps |
| tj | Cycle-to-Cycle Jitter ^[4] | Measured at 66.67 MHz, loaded outputs 30-pF load | _ | _ | 400 | ps |
| | (-2) | Measured at 66.67 MHz, loaded outputs 15-pF load | - | _ | 375 | ps |
| t _{LOCK} | PLL Lock Time ^[4] | Stable power supply, valid clocks presented on REF and FBK pins | - | - | 1.0 | ms |

Operating Conditions for CY2304SI-X Industrial Temperature Devices

| Parameter | Description | Min. | Max. | Unit |
|-----------------|---|------|------|------|
| V _{DD} | Supply Voltage | 3.0 | 3.6 | V |
| T _A | Operating Temperature (Ambient Temperature) | -40 | 85 | °C |
| CL | Load Capacitance (below 100 MHz) | - | 30 | pF |
| | Load Capacitance (from 100 MHz to 133 MHz) | - | 15 | pF |
| C _{IN} | Input Capacitance | - | 7 | pF |

Switching Characteristics for CY2304SI-X Industrial Temperature Devices ^[5]

| Parameter | Name | Test Conditions | Min. | Тур. | Max. | Unit |
|----------------|--|--|------|------|-------|------|
| t ₁ | Output Frequency | 30-pF load, All devices | 10 | | 100 | MHz |
| t ₁ | Output Frequency | 15-pF load, All devices | 10 | | 133.3 | MHz |
| | Duty Cycle ^[4] = t ₂ ÷ t ₁ (–1,–2) | Measured at 1.4V, F _{OUT} = 66.66 MHz 30-pF load | 40.0 | 50.0 | 60.0 | % |
| | Duty Cycle ^[4] = $t_2 \div t_1$ (-1,-2) | Measured at 1.4V, F _{OUT} < 50.0 MHz 15-pF load | 45.0 | 50.0 | 55.0 | % |
| t ₃ | Rise Time ^[4] (–1, –2) | Measured between 0.8V and 2.0V, 30-pF load | - | - | 2.50 | ns |
| t ₃ | Rise Time ^[4] (–1, –2) | Measured between 0.8V and 2.0V, 15-pF load | - | - | 1.50 | ns |
| t ₄ | Fall Time ^[4] (–1, –2) | Measured between 0.8V and 2.0V, 30-pF load | - | - | 2.50 | ns |
| t ₄ | Fall Time ^[4] (–1, –2) | Measured between 0.8V and 2.0V, 15-pF load | - | - | 1.50 | ns |




Switching Characteristics for CY2304SI-X Industrial Temperature Devices (continued)^[5]

| Parameter | Name | Test Conditions | Min. | Тур. | Max. | Unit |
|-------------------|--|--|------|------|------|------|
| t ₅ | Output-to-Output Skew on same Bank (–1,–2) ^[4] | All outputs equally loaded | - | - | 200 | ps |
| | Output Bank A to Output Bank B Skew (–1) | All outputs equally loaded | _ | _ | 200 | ps |
| | Output Bank A to Output Bank B Skew (–2) | All outputs equally loaded | - | _ | 400 | ps |
| t ₆ | Skew, REF Rising Edge to FBK Rising Edge ^[4] | Measured at V _{DD} /2 | - | 0 | ±250 | ps |
| t ₇ | Device-to-Device Skew ^[4] | Measured at V _{DD} /2 on the FBK pins of devices | - | 0 | 500 | ps |
| tj | Cycle-to-Cycle Jitter ^[4] (–1) | Measured at 66.67 MHz, loaded outputs, 15-pF load | _ | _ | 180 | ps |
| | | Measured at 66.67 MHz, loaded outputs, 30-pF load | _ | _ | 200 | ps |
| | | Measured at 133.3 MHz, loaded outputs, 15 pF load | _ | _ | 100 | ps |
| tj | Cycle-to-Cycle Jitter ^[4] (–2) | Measured at 66.67 MHz, loaded outputs, 30-pF load | - | - | 400 | ps |
| | | Measured at 66.67 MHz, loaded outputs, 15-pF load | - | - | 380 | ps |
| t _{LOCK} | PLL Lock Time ^[4] | Stable power supply, valid clocks presented on REF and FBK pins | - | - | 1.0 | ms |

Electrical Characteristics for CY2304SI-X Industrial Temperature Devices

| Parameter | Description | Test Conditions | Min. | Max. | Unit |
|---------------------------|------------------------------------|---|------|-------|------|
| V _{IL} | Input LOW Voltage | | - | 0.8 | V |
| V _{IH} | Input HIGH Voltage | | 2.0 | - | V |
| I _{IL} | Input LOW Current | V _{IN} = 0V | - | 50.0 | μA |
| IIH | Input HIGH Current | V _{IN} = V _{DD} | - | 100.0 | μA |
| V _{OL} | Output LOW Voltage ^[4] | I _{OL} = 8 mA (-1, -2) | - | 0.4 | V |
| V _{OH} | Output HIGH Voltage ^[4] | I _{OH} = -8 mA (-1, -2) | 2.4 | - | V |
| I _{DD} (PD mode) | Power-down Supply Current | REF = 0 MHz | - | 25.0 | μA |
| I _{DD} | Supply Current | Unloaded outputs, 100 MHz, Select inputs at V _{DD} or GND | - | 45.0 | mA |
| | | Unloaded outputs, 66-MHz REF (-1, -2) | - | 35.0 | mA |
| | | Unloaded outputs, 33-MHz REF (-1, -2) | - | 20.0 | mA |


Switching Waveforms







CY2304

Switching Waveforms




Output-Output Skew






Device-Device Skew



Test Circuits





Test circuit for all parameters except t8




CY2304

Ordering Information

| Ordering Code | Package Type | Operating Range | | |
|---------------|--|-----------------|--|--|
| CY2304SC-1 | 8-pin 150-mil SOIC | Commercial | | |
| CY2304SC-1T | 8-pin 150-mil SOIC - Tape and Reel | Commercial | | |
| CY2304SI-1 | 8-pin 150-mil SOIC | Industrial | | |
| CY2304SI-1T | 8-pin 150-mil SOIC- Tape and Reel | Industrial | | |
| CY2304SC-2 | 8-pin 150-mil SOIC | Commercial | | |
| CY2304SC-2T | 8-pin 150-mil SOIC- Tape and Reel | Commercial | | |
| CY2304SI-2 | 8-pin 150-mil SOIC | Industrial | | |
| CY2304SI-2T | 8-pin 150-mil SOIC- Tape and Reel | Industrial | | |
| Lead-Free | i | i | | |
| CY2304SXC-1 | 8-pin 150-mil SOIC | Commercial | | |
| CY2304SXC-1T | 8-pin 150-mil SOIC - Tape and Reel | Commercial | | |
| CY2304SXI-1 | 8-pin 150-mil SOIC | Industrial | | |
| CY2304SXI–1T | 8-pin 150-mil SOIC- Tape and Reel | Industrial | | |
| CY2304SXC-2 | 8-pin 150-mil SOIC | Commercial | | |
| CY2304SXC–2T | 8-pin 150-mil SOIC- Tape and Reel | Commercial | | |
| CY2304SXI-2 | 8-pin 150-mil SOIC | Industrial | | |
| CY2304SXI–2T | 8-pin 150-mil SOIC- Tape and Reel Industrial | | | |

Package Drawing and Dimensions

8-lead (150-Mil) SOIC S8



© Cypress Semiconductor Comporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the us



Document History Page

| ocument Title: CY2304 3.3V Zero Delay Buffer ocument Number: 38-07247 | | | | | |
|--|---------|------------|--------------------|--|--|
| REV. | ECN N0. | Issue Date | Orig. of Change | Description of Change | |
| ** | 110512 | 12/11/01 | SZV | Change from Spec number: 38-01010 to 38-07247 | |
| *A | 112294 | 03/04/02 | CKN | On Pin Configuration Diagram (p.1), swapped CLKA2 and CLKA1 | |
| *B | 113934 | 05/01/02 | CKN | Added Operating Conditions for CY2304SI-X Industrial Temperature Devices, p. 4 | |
| *C | 121851 | 12/14/02 | RBI | Power up requirements added to Operating Conditions Information | |
| *D | 308436 | See ECN | RGL | Added Lead-free Devices | |