



## CY7B9911V 3.3V RoboClock+™

### High Speed Low Voltage Programmable Skew Clock Buffer

#### Features

- All output pair skew <100 ps typical (250 max)
- 3.75 to 110 MHz output operation
- User selectable output functions
  - Selectable skew to 18 ns
  - Inverted and non-inverted
  - Operation at  $\frac{1}{2}$  and  $\frac{1}{4}$  input frequency
  - Operation at 2x and 4x input frequency (input as low as 3.75 MHz)
- Zero input-to-output delay
- 50% duty cycle outputs
- LVTTTL outputs drive 50Ω terminated lines
- Operates from a single 3.3V supply
- Low operating current
- 32-pin PLCC package
- Jitter 100 ps (typical)


#### Functional Description

The CY7B9911V 3.3V RoboClock+™ High Speed Low Voltage Programmable Skew Clock Buffer (LVPSCB) offers user selectable control over system clock functions. These multiple output clock drivers provide the system integrator with functions necessary to optimize the timing of high performance computer systems. Each of the eight individual drivers, arranged in four pairs of user controllable outputs, can drive terminated transmission lines with impedances as low as 50Ω. They deliver minimal and specified output skews and full swing logic levels (LVTTTL).


Each output is hardwired to one of nine delay or function configurations. Delay increments of 0.7 to 1.5 ns are determined by the operating frequency with outputs that can skew up to  $\pm 6$  time units from their nominal "zero" skew position. The completely integrated PLL allows external load and cancels the transmission line delay effects. When this "zero delay" capability of the LVPSCB is combined with the selectable output skew functions, you can create output-to-output delays of up to  $\pm 12$  time units.

Divide-by-two and divide-by-four output functions are provided for additional flexibility in designing complex clock systems. When combined with the internal PLL, these divide functions allow distribution of a low frequency clock that are multiplied by two or four at the clock destination. This facility minimizes clock distribution difficulty enabling maximum system clock speed and flexibility.

#### Logic Block Diagram



## Pin Configuration



## Pin Definitions

Signal Name	IO	Description
REF	I	Reference frequency input. This input supplies the frequency and timing against which all functional variations are measured.
FB	I	PLL feedback input (typically connected to one of the eight outputs).
FS	I	Three level frequency range select. See <a href="#">Table 1</a> .
1F0, 1F1	I	Three level function select inputs for output pair 1 (1Q0, 1Q1). See <a href="#">Table 2</a> .
2F0, 2F1	I	Three level function select inputs for output pair 2 (2Q0, 2Q1). See <a href="#">Table 2</a> .
3F0, 3F1	I	Three level function select inputs for output pair 3 (3Q0, 3Q1). See <a href="#">Table 2</a> .
4F0, 4F1	I	Three level function select inputs for output pair 4 (4Q0, 4Q1). See <a href="#">Table 2</a> .
TEST	I	Three level select. See "Test Mode" on page 4 under the "Block Diagram Description" on page 3.
1Q0, 1Q1	O	Output pair 1. See <a href="#">Table 2</a> .
2Q0, 2Q1	O	Output pair 2. See <a href="#">Table 2</a> .
3Q0, 3Q1	O	Output pair 3. See <a href="#">Table 2</a> .
4Q0, 4Q1	O	Output pair 4. See <a href="#">Table 2</a> .
VCCN	PWR	Power supply for output drivers.
VCCQ	PWR	Power supply for internal circuitry.
GND	PWR	Ground.

## Block Diagram Description

### Phase Frequency Detector and Filter

The Phase Frequency Detector and Filter blocks accept inputs from the Reference Frequency (REF) input and the Feedback (FB) input. They generate correction information to control the frequency of the Voltage Controlled Oscillator (VCO). These blocks, along with the VCO, form a Phase Locked Loop (PLL) that tracks the incoming REF signal.

### VCO and Time Unit Generator

The VCO accepts analog control inputs from the PLL filter block. It generates a frequency used by the time unit generator to create discrete time units that are selected in the skew select matrix. The operational range of the VCO is determined by the FS control pin. The time unit ( $t_U$ ) is determined by the operating frequency of the device and the level of the FS pin as shown in [Table 1](#).

**Table 1. Frequency Range Select and  $t_U$  Calculation<sup>[1]</sup>**

FS <sup>[2, 3]</sup>	f <sub>NOM</sub> (MHz)		$t_U = \frac{1}{f_{NOM} \times N}$ where N =	Approximate Frequency (MHz) At Which $t_U = 1.0$ ns
	Min	Max		
LOW	15	30	44	22.7
MID	25	50	26	38.5
HIGH	40	110	16	62.5

### Skew Select Matrix

The skew select matrix is comprised of four independent sections. Each section has two low skew, high fanout drivers (xQ0, xQ1), and two corresponding three level function select (xF0, xF1) inputs. [Table 2](#) shows the nine possible output functions for each section as determined by the function select inputs. All times are measured with respect to the REF input assuming that the output connected to the FB input has  $0t_U$  selected.

**Table 2. Programmable Skew Configurations<sup>[1]</sup>**


Function Selects		Output Functions		
1F1, 2F1, 3F1, 4F1	1F0, 2F0, 3F0, 4F0	1Q0, 1Q1, 2Q0, 2Q1	3Q0, 3Q1	4Q0, 4Q1
LOW	LOW	$-4t_U$	Divide by 2	Divide by 2
LOW	MID	$-3t_U$	$-6t_U$	$-6t_U$
LOW	HIGH	$-2t_U$	$-4t_U$	$-4t_U$
MID	LOW	$-1t_U$	$-2t_U$	$-2t_U$
MID	MID	$0t_U$	$0t_U$	$0t_U$
MID	HIGH	$+1t_U$	$+2t_U$	$+2t_U$
HIGH	LOW	$+2t_U$	$+4t_U$	$+4t_U$
HIGH	MID	$+3t_U$	$+6t_U$	$+6t_U$
HIGH	HIGH	$+4t_U$	Divide by 4	Inverted

#### Notes

- For all three-state inputs, HIGH indicates a connection to  $V_{CC}$ , LOW indicates a connection to GND, and MID indicates an open connection. Internal termination circuitry holds an unconnected input to  $V_{CC}/2$ .
- The level to be set on FS is determined by the "normal" operating frequency ( $f_{NOM}$ ) of the VCO and Time Unit Generator (see). Nominal frequency ( $f_{NOM}$ ) always appears at 1Q0 and the other outputs when they are operated in their undivided modes (see [Table 2](#)). The frequency appearing at the REF and FB inputs is  $f_{NOM}$  when the output connected to FB is undivided. The frequency of the REF and FB inputs is  $f_{NOM}/2$  or  $f_{NOM}/4$  when the part is configured for a frequency multiplication using a divided output as the FB input.
- When the FS pin is selected HIGH, the REF input must not transition upon power up until  $V_{CC}$  has reached 2.8V.

Figure 1 shows the typical outputs with FB connected to a zero skew output.<sup>[4]</sup>

**Figure 1. The Typical Outputs with FB Connected to a Zero Skew Output**



## Test Mode

The TEST input is a three level input. In normal system operation, this pin is connected to ground, allowing the CY7B9911V to operate as described in “[Block Diagram Description](#)” on page 3. For testing purposes, any of the three level inputs can have a removable jumper to ground or be tied LOW through a 100W resistor. This enables an external tester to change the state of these pins.

If the TEST input is forced to its MID or HIGH state, the device operates with its internal phase locked loop disconnected, and input levels supplied to REF directly control all outputs. Relative output-to-output functions are the same as in normal mode.

In contrast with normal operation (TEST tied LOW), all outputs function based only on the connection of their own function select inputs (xF0 and xF1) and the waveform characteristics of the REF input.

### Note

4. FB connected to an output selected for “zero” skew (that is, xF1 = xF0 = MID).

## Operational Mode Descriptions

**Figure 2. Zero Skew and Zero Delay Clock Driver**




Figure 2 shows the LVPSCB configured as a zero skew clock buffer. In this mode the CY7B9911V is used as the basis for a low skew clock distribution tree. When all the function select inputs (xF0, xF1) are left open, each of the outputs are aligned and drive a terminated transmission line to an independent load. The FB input is tied to any output in this configuration and the operating frequency range is selected with the FS pin. The low skew specification, along with the ability to drive terminated transmission lines (with impedances as low as 50Ω), enables efficient printed circuit board design.

**Figure 3. Programmable Skew Clock Driver**




Figure 3 shows a configuration to equalize skew between metal traces of different lengths. In addition to low skew between outputs, the LVPSCB is programmed to stagger the timing of its outputs. Each of the four groups of output pairs is programmed to different output timing. Skew timing is adjusted over a wide range in small increments with the appropriate strapping of the function select pins. In this configuration the 4Q0 output is sent back to FB and configured for zero skew. The other three pairs of outputs are programmed to yield different skews relative to the feedback. By advancing the clock signal on the longer traces or

retarding the clock signal on shorter traces, all loads receive the clock pulse at the same time.

In Figure 3 the FB input is connected to an output with 0 ns skew (xF1, xF0 = MID) selected. The internal PLL synchronizes the FB and REF inputs and aligns their rising edges to make certain that all outputs have precise phase alignment.

Clock skews are advanced by  $\pm 6$  time units (tU) when using an output selected for zero skew as the feedback. A wider range of delays is possible if the output connected to FB is also skewed. Since "Zero Skew", +tU, and -tU are defined relative to output

groups, and the PLL aligns the rising edges of REF and FB, you can create wider output skews by proper selection of the xFn inputs. For example, a +10 tU between REF and 3Qx is achieved by connecting 1Q0 to FB and setting 1F0 = 1F1 = GND, 3F0 = MID, and 3F1 = High. (Since FB aligns at -4 tU and 3Qx skews to +6 tU, a total of +10 tU skew is realized). Many other configurations are realized by skewing both the outputs used as the FB input and skewing the other outputs.

**Figure 4. Inverted Output Connections**




Figure 4 shows an example of the invert function of the LVPSCB. In this example, the 4Q0 output used as the FB input is programmed for invert (4F0 = 4F1 = HIGH) while the other three pairs of outputs are programmed for zero skew. When 4F0 and 4F1 are tied HIGH, 4Q0 and 4Q1 become inverted zero phase outputs. The PLL aligns the rising edge of the FB input with the rising edge of the REF. This causes the 1Q, 2Q, and 3Q outputs to become the “inverted” outputs with respect to the REF input. By selecting the output connected to FB, you can have two inverted and six non-inverted outputs or six inverted and two non-inverted outputs. The correct configuration is determined by the need for more (or fewer) inverted outputs. 1Q, 2Q, and 3Q outputs are also skewed to compensate for varying trace delays independent of inversion on 4Q.

**Figure 5. Frequency Multiplier with Skew Connections**




Figure 5 shows the LVPSCB configured as a clock multiplier. The 3Q0 output is programmed to divide by four and is sent back to FB. This causes the PLL to increase its frequency until the 3Q0 and 3Q1 outputs are locked at 20 MHz, while the 1Qx and 2Qx outputs run at 80 MHz. The 4Q0 and 4Q1 outputs are programmed to divide by two, that results in a 40 MHz waveform at these outputs. Note that the 20 and 40 MHz clocks fall simultaneously and are out of phase on their rising edge. This enables the designer to use the rising edges of the  $\frac{1}{2}$  frequency and  $\frac{1}{4}$  frequency outputs without concern for rising edge skew. The 2Q0, 2Q1, 1Q0, and 1Q1 outputs run at 80 MHz and are skewed by programming their select inputs accordingly. Note that the FS pin is wired for 80 MHz operation because that is the frequency of the fastest output.

**Figure 6. Frequency Divider Connections**




Figure 6 shows the LVPSCB in a clock divider application. 2Q0 is sent back to the FB input and programmed for zero skew. 3Qx is programmed to divide by four. 4Qx is programmed to divide by two. Note that the falling edges of the 4Qx and 3Qx outputs are aligned. This enables use of the rising edges of the  $\frac{1}{2}$  frequency and  $\frac{1}{4}$  frequency without concern for skew mismatch. The 1Qx outputs are programmed to zero skew and are aligned with the 2Qx outputs. In this example, the FS input is grounded to configure the device in the 15 to 30 MHz range, since the highest frequency output is running at 20 MHz.

Figure 7 shows some of the functions that are selectable on the 3Qx and 4Qx outputs. These include inverted outputs and outputs that offer divide-by-2 and divide-by-4 timing. An inverted output enables the system designer to clock different subsystems on opposite edges, without suffering from the pulse asymmetry typical of non-ideal loading. This function enables each of the two subsystems to clock 180 degrees out of phase, but still is aligned within the skew specification.


The divided outputs offer a zero delay divider for portions of the system that divide the clock by either two or four, and still remain within a narrow skew of the “1X” clock. Without this feature, an external divider is added, and the propagation delay of the divider adds to the skew between the different clock signals.

These divided outputs, coupled with the Phase Locked Loop, allow the LVPSCB to multiply the clock rate at the REF input by either two or four. This mode enables the designer to distribute a low frequency clock between various portions of the system, and then locally multiply the clock rate to a more suitable

frequency, while still maintaining the low skew characteristics of the clock driver. The LVPSCB performs all of the functions described in this section at the same time. It can multiply by two

and four or divide by two (and four) at the same time. This shifts its outputs over a wide range or maintain zero skew between selected outputs.

**Figure 7. Multi-Function Clock Driver**



**Figure 8. Board-to-Board Clock Distribution**




Figure 8 shows the CY7B9911V connected in series to construct a zero skew clock distribution tree between boards. Delays of the downstream clock buffers are programmed to compensate for the wire length (that is, select negative skew equal to the wire delay) necessary to connect them to the master clock source, approximating a zero delay clock tree. Cascaded clock buffers accumulate low frequency jitter because of the non-ideal filtering characteristics of the PLL filter. Do not connect more than two clock buffers in a series.



### Maximum Ratings

Operating outside these boundaries may affect the performance and life of the device. These user guidelines are not tested.

Storage Temperature ..... -65°C to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55°C to +125°C  
 Supply Voltage to Ground Potential..... -0.5V to +7.0V  
 DC Input Voltage ..... -0.5V to +7.0V

Output Current into Outputs (LOW)..... 64 mA  
 Static Discharge Voltage..... > 2001V  
 (MIL-STD-883, Method 3015)  
 Latch up Current..... > 200 mA

### Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	3.3V ± 10%

### Electrical Characteristics

Over the Operating Range<sup>[5]</sup>

Parameter	Description	Test Conditions	CY7B9911V		Unit
			Min	Max	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -18 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 35 mA		0.45	V
V <sub>IH</sub>	Input HIGH Voltage (REF and FB inputs only)		2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage (REF and FB inputs only)		-0.5	0.8	V
V <sub>IHH</sub>	Three Level Input HIGH Voltage (Test, FS, xFn) <sup>[5]</sup>	Min ≤ V <sub>CC</sub> ≤ Max	0.87 * V <sub>CC</sub>	V <sub>CC</sub>	V
V <sub>IMM</sub>	Three Level Input MID Voltage (Test, FS, xFn) <sup>[5]</sup>	Min ≤ V <sub>CC</sub> ≤ Max	0.47 * V <sub>CC</sub>	0.53 * V <sub>CC</sub>	V
V <sub>ILL</sub>	Three Level Input LOW Voltage (Test, FS, xFn) <sup>[5]</sup>	Min ≤ V <sub>CC</sub> ≤ Max	0.0	0.13 * V <sub>CC</sub>	V
I <sub>IH</sub>	Input HIGH Leakage Current (REF and FB inputs only)	V <sub>CC</sub> = Max, V <sub>IN</sub> = Max		20	μA
I <sub>IL</sub>	Input LOW Leakage Current (REF and FB inputs only)	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.4V	-20		μA
I <sub>IHH</sub>	Input HIGH Current (Test, FS, xFn)	V <sub>IN</sub> = V <sub>CC</sub>		200	μA
I <sub>IMM</sub>	Input MID Current (Test, FS, xFn)	V <sub>IN</sub> = V <sub>CC</sub> /2	-50	50	μA
I <sub>ILL</sub>	Input LOW Current (Test, FS, xFn)	V <sub>IN</sub> = GND		-200	μA
I <sub>OS</sub>	Short Circuit Current <sup>[7]</sup>	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = GND (25° only)		-200	mA
I <sub>CCQ</sub>	Operating Current Used by Internal Circuitry	V <sub>CCN</sub> = V <sub>CCQ</sub> = Max, All Input Selects Open	Com'I	95	mA
			Mil/Ind	100	
I <sub>CCN</sub>	Output Buffer Current per Output Pair <sup>[8]</sup>	V <sub>CCN</sub> = V <sub>CCQ</sub> = Max, I <sub>OUT</sub> = 0 mA Input Selects Open, f <sub>MAX</sub>		19	mA
PD	Power Dissipation per Output Pair <sup>[9]</sup>	V <sub>CCN</sub> = V <sub>CCQ</sub> = Max, I <sub>OUT</sub> = 0 mA Input Selects Open, f <sub>MAX</sub>		104	mW

#### Notes

- For more information see Group A subgroup testing information.
- These inputs are normally wired to V<sub>CC</sub>, GND, or left unconnected (actual threshold voltages vary as a percentage of V<sub>CC</sub>). Internal termination resistors hold unconnected inputs at V<sub>CC</sub>/2. If these inputs are switched, the function and timing of the outputs glitch and the PLL may require an additional t<sub>LOCK</sub> time before all data sheet limits are achieved.
- CY7B9911V must be tested one output at a time, output shorted for less than one second, less than 10% duty cycle. Room temperature only.
- Total output current per output pair is approximated by the following expression that includes device current plus load current:  
 CY7B9911V: ICCN = [(4 + 0.11F) + (((835 - 3F)/Z) + (.0022FC))N] x 1.1  
 Where  
 F = frequency in MHz  
 C = capacitive load in pF  
 Z = line impedance in ohms  
 N = number of loaded outputs; 0, 1, or 2  
 FC = F < C
- Total power dissipation per output pair is approximated by the following expression that includes device power dissipation plus power dissipation due to the load circuit:  
 PD = [(22 + 0.61F) + (((1550 + 2.7F)/Z) + (.0125FC))N] x 1.1. (See note 8 for variable definition.)



## Capacitance

Tested initially and after any design or process changes that may affect these parameters.<sup>[10]</sup>


Parameter	Description	Test Conditions	Max	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}$ , $f = 1\text{ MHz}$ , $V_{CC} = 3.3\text{V}$	10	pF

**Note**


10. Applies to REF and FB inputs only.

## AC Test Loads and Waveforms

Figure 9. AC Test Loads and Waveforms



TTL AC Test Load



TTL Input Test Waveform

## Switching Characteristics – 5 Option

Over the Operating Range <sup>[2, 11]</sup>

Parameter	Description	CY7B9911V-5			Unit
		Min	Typ	Max	
$f_{NOM}$	Operating Clock Frequency in MHz	FS = LOW <sup>[1, 2]</sup>	15	30	MHz
		FS = MID <sup>[1, 2]</sup>	25	50	
		FS = HIGH <sup>[1, 2, 3]</sup>	40	110	
$t_{RPWH}$	REF Pulse Width HIGH	5.0			ns
$t_{RPWL}$	REF Pulse Width LOW	5.0			ns
$t_U$	Programmable Skew Unit	See <a href="#">Table 1</a>			
$t_{SKEWPR}$	Zero Output Matched-Pair Skew (XQ0, XQ1) <sup>[13, 14]</sup>		0.1	0.25	ns
$t_{SKEW0}$	Zero Output Skew (All Outputs) <sup>[13, 15]</sup>		0.25	0.5	ns
$t_{SKEW1}$	Output Skew (Rise-Rise, Fall-Fall, Same Class Outputs) <sup>[13, 17]</sup>		0.6	0.7	ns
$t_{SKEW2}$	Output Skew (Rise-Fall, Nominal-Inverted, Divided-Divided) <sup>[13, 17]</sup>		0.5	1.0	ns
$t_{SKEW3}$	Output Skew (Rise-Rise, Fall-Fall, Different Class Outputs) <sup>[17, 17]</sup>		0.5	0.7	ns
$t_{SKEW4}$	Output Skew (Rise-Fall, Nominal-Divided, Divided-Inverted) <sup>[13, 17]</sup>		0.5	1.0	ns
$t_{DEV}$	Device-to-Device Skew <sup>[12, 18]</sup>			1.25	ns
$t_{PD}$	Propagation Delay, REF Rise to FB Rise	-0.5	0.0	+0.5	ns
$t_{ODCV}$	Output Duty Cycle Variation <sup>[19]</sup>	-1.0	0.0	+1.0	ns
$t_{PWH}$	Output HIGH Time Deviation from 50% <sup>[20]</sup>			2.5	ns
$t_{PWL}$	Output LOW Time Deviation from 50% <sup>[20]</sup>			3	ns
$t_{ORISE}$	Output Rise Time <sup>[20, 21]</sup>	0.15	1.0	1.5	ns
$t_{OFALL}$	Output Fall Time <sup>[20, 21]</sup>	0.15	1.0	1.5	ns
$t_{LOCK}$	PLL Lock Time <sup>[22]</sup>			0.5	ms
$t_{JR}$	Cycle-to-Cycle Output Jitter	RMS <sup>[12]</sup>		25	ps
		Peak-to-Peak <sup>[12]</sup>		200	ps

## Switching Characteristics – 7 Option


Over the Operating Range<sup>[2, 11]</sup>

Parameter	Description	CY7B9911V-7			Unit
		Min	Typ	Max	
f <sub>NOM</sub>	Operating Clock Frequency in MHz	FS = LOW <sup>[1, 2]</sup>	15	30	MHz
		FS = MID <sup>[1, 2]</sup>	25	50	
		FS = HIGH <sup>[1, 2, 3]</sup>	40	110	
t <sub>RPWH</sub>	REF Pulse Width HIGH	5.0			ns
t <sub>RPWL</sub>	REF Pulse Width LOW	5.0			ns
t <sub>U</sub>	Programmable Skew Unit	See <a href="#">Table 1</a>			
t <sub>SKEWPR</sub>	Zero Output Matched Pair Skew (XQ0, XQ1) <sup>[13, 14]</sup>		0.1	0.25	ns
t <sub>SKEW0</sub>	Zero Output Skew (All Outputs) <sup>[13, 15]</sup>		0.3	0.75	ns
t <sub>SKEW1</sub>	Output Skew (Rise-Rise, Fall-Fall, Same Class Outputs) <sup>[13, 17]</sup>		0.6	1.0	ns
t <sub>SKEW2</sub>	Output Skew (Rise-Fall, Nominal-Inverted, Divided-Divided) <sup>[13, 17]</sup>		1.0	1.5	ns
t <sub>SKEW3</sub>	Output Skew (Rise-Rise, Fall-Fall, Different Class Outputs) <sup>[13, 17]</sup>		0.7	1.2	ns
t <sub>SKEW4</sub>	Output Skew (Rise-Fall, Nominal-Divided, Divided-Inverted) <sup>[13, 17]</sup>		1.2	1.7	ns
t <sub>DEV</sub>	Device-to-Device Skew <sup>[12, 18]</sup>			1.65	ns
t <sub>PD</sub>	Propagation Delay, REF Rise to FB Rise	−0.7	0.0	+0.7	ns
t <sub>ODCV</sub>	Output Duty Cycle Variation <sup>[19]</sup>	−1.2	0.0	+1.2	ns
t <sub>PWH</sub>	Output HIGH Time Deviation from 50% <sup>[20]</sup>			3	ns
t <sub>PWL</sub>	Output LOW Time Deviation from 50% <sup>[20]</sup>			3.5	ns
t <sub>ORISE</sub>	Output Rise Time <sup>[20, 21]</sup>	0.15	1.5	2.5	ns
t <sub>OFALL</sub>	Output Fall Time <sup>[20, 21]</sup>	0.15	1.5	2.5	ns
t <sub>LOCK</sub>	PLL Lock Time <sup>[22]</sup>			0.5	ms
t <sub>JR</sub>	Cycle-to-Cycle Output Jitter	RMS <sup>[12]</sup>		25	ps
		Peak <sup>[12]</sup>	100	200	ps

### Notes

11. Test measurement levels for the CY7B9911V are TTL levels (1.5V to 1.5V). Test conditions assume signal transition times of 2 ns or less and output loading as shown in the [AC Test Loads and Waveforms](#) unless otherwise specified.
12. Guaranteed by statistical correlation. Tested initially and after any design or process changes that may affect these parameters.
13. SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same t<sub>U</sub> delay is selected when all are loaded with 30 pF and terminated with 50Ω to VCC/2 (CY7B9911V).
14. t<sub>SKEWPR</sub> is defined as the skew between a pair of outputs (XQ0 and XQ1) when all eight outputs are selected for 0t<sub>U</sub>.
15. t<sub>SKEW0</sub> is defined as the skew between outputs when they are selected for 0t<sub>U</sub>. Other outputs are divided or inverted but not shifted.
16. CL=0 pF. For CL=30 pF, t<sub>SKEW0</sub>=0.35 ns.
17. There are three classes of outputs: Nominal (multiple of t<sub>U</sub> delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode).
18. t<sub>DEV</sub> is the output-to-output skew between any two devices operating under the same conditions (VCC ambient temperature, air flow, and so on.)
19. t<sub>ODCV</sub> is the deviation of the output from a 50% duty cycle. Output pulse width variations are included in t<sub>SKEW2</sub> and t<sub>SKEW4</sub> specifications.
20. Specified with outputs loaded with 30 pF for the CY7B9911V-5 and -7 devices. Devices are terminated through 50Ω to VCC/2. t<sub>PWH</sub> is measured at 2.0V. t<sub>PWL</sub> is measured at 0.8V.
21. t<sub>ORISE</sub> and t<sub>OFALL</sub> measured between 0.8V and 2.0V.
22. t<sub>LOCK</sub> is the time that is required before synchronization is achieved. This specification is valid only after VCC is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until t<sub>PD</sub> is within specified limits.

## AC Timing Diagrams



## Ordering Information


Accuracy (ps)	Ordering Code	Package Type	Operating Range
500	CY7B9911V-5JC	32-Pb Plastic Leaded Chip Carrier	Commercial
500	CY7B9911V-5JCT	32-Pb Plastic Leaded Chip Carrier – Tape and Reel	Commercial
700	CY7B9911V-7JC <sup>[23]</sup>	32-Pb Plastic Leaded Chip Carrier	Commercial
700	CY7B9911V-7JCT <sup>[23]</sup>	32-Pb Plastic Leaded Chip Carrier – Tape and Reel	Commercial
<b>Pb-Free</b>			
500	CY7B9911V-5JXC	32-Pb Plastic Leaded Chip Carrier	Commercial
500	CY7B9911V-5JXCT	32-Pb Plastic Leaded Chip Carrier – Tape and Reel	Commercial
700	CY7B9911V-7JXC <sup>[23]</sup>	32-Pb Plastic Leaded Chip Carrier	Commercial
700	CY7B9911V-7JXCT <sup>[23]</sup>	32-Pb Plastic Leaded Chip Carrier – Tape and Reel	Commercial

### Note

23. Parts not recommended for the new design.

## Package Diagram

**Figure 10. 32-Pin Plastic Leaded Chip Carrier J65**





## Document History Page

Document Title: CY7B9911V 3.3V RoboClock+™ High Speed Low Voltage Programmable Skew Clock Buffer Document Number: 38-07408				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	114350	3/20/02	DSG	Change from Specification number: 38-00765 to 38-07408
*A	299713	See ECN	RGL	Added Tape and Reel and Pb-free Devices in the Ordering Information table Added 100 ps typical value for jitter (peak)
*B	404630	See ECN	RGL	Minor Change: Added a note in ordering table that Pb-free is in Pure Sn
*C	1199925	See ECN	KVM/AESA	Added Note 23: Parts not recommended for the new design in Ordering Information table
*D	1286064	See ECN	AESA	Change status to final

© Cypress Semiconductor Corporation, 2002-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.