



**CY8C20110**

## CapSenseLITE - 10 Configurable IOs

### Features

- Ten configurable IOs supporting
  - CapSense buttons
  - LED drive
  - Interrupt outputs
  - WAKE on interrupt input
  - User defined input/output
- 2.4V to 5.25V operating voltage
- Industrial temperature range: -40°C to +85°C
- I<sup>2</sup>C slave interface for configuration
- Reduce BOM cost
  - Internal oscillator - no external oscillators or crystal
  - Free development tool - no external tuning components
- Low operating current
  - Active current: continuous sensor scan - 1mA
  - Sleep current: no scan, continuous sleep - 2.6uA
- Available in 16-pin QFN and 16-pin SOIC packages

### Overview

The CapSenseLITE controller allows the control of ten IOs configurable as capacitive sensing buttons or as GPIOs for driving LEDs or interrupt signals based on various button conditions. The GPIOs are also configurable for waking up the device from sleep based on an interrupt input.

The user has the ability to configure buttons, outputs, and parameters, through specific commands sent to the I<sup>2</sup>C port. The IOs have the flexibility in mapping to capacitive buttons and as standard GPIO functions such as interrupt output or input, LED drive and digital mapping of input to output using simple logical operations. This enables easy PCB trace routing and reduces the PCB size and stack up. CapSenseLITE products are designed for easy integration into complex products.

### Architecture

The logic block diagram illustrates the internal architecture of CY8C20110.


The user is able to configure registers with parameters needed to adjust the operation and sensitivity of the CapSense system. CY8C20110 supports a standard I<sup>2</sup>C serial communication interface that allows the host to configure the device and to read sensor information in real time through easy register access.

### The CapSenseLITE Core

The CapSenseLITE Core has a powerful configuration and control block. It encompasses SRAM for data storage, an interrupt controller, along with sleep and watchdog timers. System resources provide additional capability, such as a configurable I<sup>2</sup>C slave communication interface and various system resets. The Analog system contains the CapSense PSoC block and an internal 1.8V analog reference, which together support capacitive sensing of up to 10 inputs.




## Logic Block Diagram



## Pinouts


**Figure 1. Pin Diagram - 16 QFN**



**Table 1. Pin Definitions - 16 QFN**

Pin Number	Name	Description
1	GP0[0]	Configurable as CapSense or GPIO
2	GP0[1]	Configurable as CapSense or GPIO
3	I <sup>2</sup> C SCL	I <sup>2</sup> C clock
4	I <sup>2</sup> C SDA	I <sup>2</sup> C data
5	GP1[0]	Configurable as CapSense or GPIO
6	GP1[1]	Configurable as CapSense or GPIO
7	VSS	Ground connection
8	GP1[2]	Configurable as CapSense or GPIO
9	GP1[3]	Configurable as CapSense or GPIO
10	GP1[4]	Configurable as Capsense or GPIO
11	XRES	Active HIGH external reset with internal pull down
12	GP0[2]	Configurable as CapSense or GPIO
13	VDD	Supply voltage
14	GP0[3]	Configurable as CapSense or GPIO
15	CSInt	Integrating Capacitor Input
16	GP0[4]	Configurable as CapSense or GPIO

**Figure 2. Pin Diagram - 16 SOIC**



**Table 2. Pin Definitions - 16 SOIC**

Pin Number	Name	Description
1	GP0[3]	Configurable as CapSense or GPIO
2	CSInt	Integrating Capacitor Input
3	GP0[4]	Configurable as CapSense or GPIO
4	GP0[0]	Configurable as CapSense or GPIO
5	GP0[1]	Configurable as CapSense or GPIO
6	I <sup>2</sup> C SCL	I <sup>2</sup> C clock
7	I <sup>2</sup> C SDA	I <sup>2</sup> C data
8	GP1[0]	Configurable as CapSense or GPIO
9	GP1[1]	Configurable as CapSense or GPIO
10	VSS	Ground connection
11	GP1[2]	Configurable as CapSense or GPIO
12	GP1[3]	Configurable as CapSense or GPIO
13	GP1[4]	Configurable as CapSense or GPIO
14	XRES	Active HIGH external reset with internal pull down.
15	GP0[2]	Configurable as CapSense or GPIO
16	VDD	Supply voltage

## The CapSense Analog System

The CapSense analog system contains the capacitive sensing hardware. The CapSense Successive Approximation (CSA) algorithm is supported. This hardware performs capacitive sensing and scanning without external components. Capacitive sensing is configurable on each pin.

## Additional System Resources

System Resources provide additional capability useful to complete systems. Additional resources are low voltage detection and Power On Reset (POR).

- The I<sup>2</sup>C slave provides 50, 100, or 400 kHz communication over two wires.
- Low Voltage Detection (LVD) interrupts signal the application of falling voltage levels and the advanced POR circuit eliminates the need for a system supervisor.

An internal 1.8V reference provides an absolute reference for capacitive sensing.

## Electrical Specifications

### Absolute Maximum Ratings

Parameter	Description	Min	Typ	Max	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C degrades reliability.
T <sub>A</sub>	Ambient temperature with power applied	-40	—	+85	°C	
V <sub>DD</sub>	Supply voltage on V <sub>DD</sub> relative to V <sub>SS</sub>	-0.5	—	+6.0	V	
V <sub>IO</sub>	DC input voltage	V <sub>SS</sub> - 0.5	—	V <sub>DD</sub> + 0.5	V	
V <sub>IOZ</sub>	DC voltage applied to tri-state	V <sub>SS</sub> - 0.5	—	V <sub>DD</sub> + 0.5	V	
I <sub>MIO</sub>	Maximum current into any GPIO pin	-25	—	+50	mA	
ESD	Electrostatic discharge voltage	2000	—	-	V	Human body model ESD
LU	Latch up current	-	—	200	mA	

### Operating Temperature

Parameter	Description	Min	Typ	Max	Unit	Notes
T <sub>A</sub>	Ambient temperature	-40	—	+85	°C	
T <sub>J</sub>	Junction temperature	-40	—	+100	°C	

## I<sup>2</sup>C Interface

The two modes of operation for the I<sup>2</sup>C interface are:

- Device register configuration and status read or write for controller
- Command execution

The I<sup>2</sup>C address is programmable during configuration. It can be locked to prevent accidental change by setting a flag in a configuration register.

## CapSenseLITE Software Tool

An easy to use software tool integrated with PSoC Express is available for configuring and tuning CapSenseLITE devices. Refer to the Application Note [AN42137](#) for details of the software tool.

## DC Electrical Characteristics

### DC Chip Level Specifications

Parameter	Description	Min	Typ	Max	Unit	Notes
$V_{DD}$	Supply voltage	2.40	–	5.25	V	
$I_{DD}$	Supply current	–	1.5	2.5	mA	Conditions are $V_{DD} = 3.0V$ , $T_A = 25^\circ C$
$I_{SB27}$	Sleep mode current with POR and LVD active. Mid temperature range	–	2.6	4	$\mu A$	$V_{DD} = 2.55V$ , $0^\circ C \leq T_A \leq 40^\circ C$
$I_{SB}$	Sleep mode current with POR and LVD active.	–	2.8	5	$\mu A$	$V_{DD} = 3.3V$ , $-40^\circ C \leq T_A \leq 85^\circ C$

### 5V and 3.3V DC General Purpose IO Specifications

Parameter	Description	Min	Typ	Max	Unit	Notes
$R_{PU}$	Pull up resistor	4	5.6	8	$k\Omega$	
$V_{OH1}$	High output voltage Port 0 pins	$V_{DD} - 0.2$	–	–	V	$I_{OH} \leq 10 \mu A$ , $V_{DD} \geq 3.0V$ , maximum of 20 mA source current in all IOs.
$V_{OH2}$	High output voltage Port 0 pins	$V_{DD} - 0.9$	–	–	V	$I_{OH} = 1 \text{ mA}$ , $V_{DD} \geq 3.0V$ , maximum of 20 mA source current in all IOs.
$V_{OH3}$	High output voltage Port 1 pins	$V_{DD} - 0.2$	–	–	V	$I_{OH} < 10 \mu A$ , $V_{DD} \geq 3.0V$ , maximum of 10 mA source current in all IOs.
$V_{OH4}$	High output voltage Port 1 pins	$V_{DD} - 0.9$	–	–	V	$I_{OH} = 5 \text{ mA}$ , $V_{DD} \geq 3.0V$ , maximum of 20 mA source current in all IOs.
$V_{OH5}$	High output voltage Port 1 pins with 3.0V LDO regulator enabled	2.75	3.0	3.2	V	$I_{OH} < 10 \mu A$ , $V_{DD} \geq 3.1V$ , maximum of 4 IOs all sourcing 5mA.
$V_{OH6}$	High Output Voltage Port 1 pins with 3.0V LDO regulator enabled	2.2	–	–	V	$I_{OH} = 5 \text{ mA}$ , $V_{DD} \geq 3.1V$ , maximum of 20 mA source current in all IOs.
$V_{OH7}$	High Output Voltage Port 1 pins with 2.4V LDO regulator enabled	2.1	2.4	2.5	V	$I_{OH} < 10 \mu A$ , $V_{DD} \geq 3.0V$ , maximum of 20 mA source current in all IOs.
$V_{OH8}$	High Output Voltage Port 1 pins with 2.4V LDO regulator enabled	2	–	–	V	$I_{OH} < 200 \mu A$ , $V_{DD} \geq 3.0V$ , maximum of 20 mA source current in all IOs.
$V_{OL}$	Low output voltage	–	–	0.75	V	$I_{OL} = 20 \text{ mA}$ , $V_{DD} > 3V$ , maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[3]).
$V_{IL}$	Input low voltage	–	–	0.8	V	$V_{DD} = 3.6$ to $5.25V$ .
$V_{IH}$	Input high voltage	2.0	–	–	V	$V_{DD} = 3.6$ to $5.25V$ .
$V_H$	Input hysteresis voltage	–	140	–	mV	
$I_{IL}$	Input leakage	–	1	–	nA	Gross tested to 1 $\mu A$ .
$C_{IN}$	Capacitive load on pins as input	0.5	1.7	5	pF	Package and pin dependent. Temp = $25^\circ C$ .
$C_{OUT}$	Capacitive load on pins as output	0.5	1.7	5	pF	Package and pin dependent. Temp = $25^\circ C$ .

**2.7V DC General Purpose IO Specifications**

Parameter	Description	Min	Typ	Max	Unit	Notes
R <sub>PU</sub>	Pull up resistor	4	5.6	8	kΩ	
V <sub>OH1</sub>	High output voltage Port 0 Pins	V <sub>DD</sub> – 0.2	–	–	V	I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all IOs.
V <sub>OH2</sub>	High output voltage Port 0 Pins	V <sub>DD</sub> – 0.5	–	–	V	I <sub>OH</sub> = 0.2 mA, maximum of 10 mA source current in all IOs.
V <sub>OH3</sub>	High output voltage Port 1 Pins	V <sub>DD</sub> – 0.2	–	–	V	I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all IOs.
V <sub>OH4</sub>	High output voltage Port 1 Pins	V <sub>DD</sub> – 0.5	–	–	V	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all IOs.
V <sub>OL</sub>	Low output voltage	–	–	0.75	V	I <sub>OL</sub> = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[3]).
V <sub>OLP1</sub>	Low Output Voltage Port 1 Pins	–	–	0.4	V	I <sub>OL</sub> = 5mA Maximum of 50mA sink current on even port pins (for example, P0[2] and P1[4]) and 50mA sink current on odd port pins (for example, P0[1] and P1[3]). 2.4 ≤ V <sub>DD</sub> ≤ 3.6V
V <sub>IL</sub>	Input low voltage	–	–	0.75	V	V <sub>DD</sub> = 2.4 to 3.6V.
V <sub>IH1</sub>	Input high voltage	1.4	–	–	V	V <sub>DD</sub> = 2.4 to 2.7V.
V <sub>IH2</sub>	Input high voltage	1.6	–	–	V	V <sub>DD</sub> = 2.7 to 3.6V
V <sub>H</sub>	Input hysteresis voltage	–	60	–	mV	
I <sub>IL</sub>	Input leakage	–	1	–	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive load on pins as input	0.5	1.7	5	pF	Package and pin dependent. Temp = 25°C.
C <sub>OUT</sub>	Capacitive load on pins as output	0.5	1.7	5	pF	Package and pin dependent. Temp = 25°C.

**DC POR and LVD Specifications**

Parameter	Description	Min	Typ	Max	Unit	Notes
V <sub>PPOR0</sub> V <sub>PPOR1</sub>	V <sub>DD</sub> Value PPOR Trip V <sub>DD</sub> = 2.7V V <sub>DD</sub> = 3.3V, 5V	– –	2.36 2.60	2.40 2.65	V V	V <sub>DD</sub> must be greater than or equal to 2.5V during startup, reset from the XRES pin, or reset from Watchdog.
VLVD0 VLVD2 VLVD6	V <sub>DD</sub> Value for LVD trip V <sub>DD</sub> = 2.7V V <sub>DD</sub> = 3.3V V <sub>DD</sub> = 5V	2.39 2.75 3.98	2.45 2.92 4.05	2.51 2.99 4.12	V V V	

## AC Electrical Characteristics

### 5.0V and 3.3V AC General Purpose IO Specifications

Parameter	Description	Min	Max	Unit	Notes
TRise0	Rise time, strong mode, Cload = 50pF, Port 0	15	80	ns	Vdd = 3.0V to 3.6V and 4.75V to 5.25V, 10% - 90%
TRise1	Rise time, strong mode, Cload = 50pF, Port 1	10	50	ns	Vdd = 3.0V to 3.6V, 10% - 90%
TFall	Fall time, strong mode, Cload = 50pF, all ports	10	50	ns	Vdd = 3.0V to 3.6V and 4.75V to 5.25V, 10% - 90%

### AC I2C Specifications


Parameter	Description	Standard Mode		Fast Mode		Unit	Notes
		Min	Max	Min	Max		
F <sub>SCL</sub> I2C	SCL clock frequency	0	100	0	400	KHz	Fast mode not supported for V <sub>DD</sub> < 3.0V
T <sub>HDSTA</sub> I2C	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	—	0.6	—	μs	
T <sub>LOW</sub> I2C	LOW period of the SCL clock	4.7	—	1.3	—	μs	
T <sub>HIGH</sub> I2C	HIGH period of the SCL clock	4.0	—	0.6	—	μs	
T <sub>SUSTA</sub> I2C	Setup time for a repeated START condition	4.7	—	0.6	—	μs	
T <sub>HDDAT</sub> I2C	Data hold time	0	—	0	—	μs	
T <sub>SUDAT</sub> I2C	Data setup time	250	—	100	—	ns	
T <sub>SUSTO</sub> I2C	Setup time for STOP condition	4.0	—	0.6	—	μs	
T <sub>BUFI</sub> I2C	BUS free time between a STOP and START condition	4.7	—	1.3	—	μs	
T <sub>SPI</sub> I2C	Pulse width of spikes suppressed by the input filter	—	—	0	50	ns	

### 2.7V AC General Purpose IO Specifications

Parameter	Description	Min	Max	Unit	Notes
TRise0	Rise time, strong mode, Cload = 50pF, Port 0	15	100	ns	Vdd = 2.4V to 3.0V, 10% - 90%
TRise1	Rise time, strong mode, Cload = 50pF, Port 1	10	70	ns	Vdd = 2.4V to 3.0V, 10% - 90%
TFall	Fall time, strong mode, Cload = 50pF, all ports	10	70	ns	Vdd = 2.4V to 3.0V, 10% - 90%



**Figure 3. Definition for Timing for Fast/Standard Mode on the I2C Bus**



## Ordering Information

Ordering Code	Package Diagram	Package Type	Operating Temperature
CY8C20110-LDX2I	001-09116	16 QFN	Industrial
CY8C20110-SX2I	51-85068	16 SOIC	Industrial

## Thermal Impedances by Package

Package	Typical $\theta_{JA}$ <sup>[1]</sup>
16 QFN	46 °C/W
16 SOIC	79.96 °C/W

**Note**

1.  $T_J = T_A + \text{Power} \times \theta_{JA}$

## Solder Reflow Peak Temperature

Package	Minimum Peak Temperature <sup>[2]</sup>	Maximum Peak Temperature
16 QFN	240 °C	260 °C
16 SOIC	240 °C	260 °C

**Note**


2. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are  $220 \pm 5^\circ\text{C}$  with Sn-Pb or  $245 \pm 5^\circ\text{C}$  with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.

## Package Diagram


**Figure 4. 16 - Pin Chip On Pb-free 3x3 mm (Sawn) QFN**

DIMENSIONS IN mm MIN.


MAX.



TOP VIEW



SIDE VIEW



BOTTOM VIEW


PART NO.	DESCRIPTION
LG16A	LEAD-FREE
LD16A	STANDARD

JEDEC # MO-220

Package Weight: 0.014g

001-09116-°C

**Figure 5. 16 - Pin (150-Mil) SOIC**




DIMENSIONS IN INCHES[MM] MIN.  
MAX.

REFERENCE JEDEC MS-012

PACKAGE WEIGHT 0.15gms

PART #	
S16.15	STANDARD PKG.
SZ16.15	LEAD FREE PKG.



51-85068-\*B

## Document History Page

Document Title: CY8C20110 CapSenseLITE - 10 Configurable IOs Document Number: 001-17345				
REV.	ECN.	Issue Date	Orig. of Change	Description of Change
**	1341766	See ECN	TUP/SFV	New Data Sheet
*A	1494145	See ECN	TUP/AESA	Changed to FINAL Datasheet Removed table - 2.7V DC General Purpose IO Specifications - Open Drain with a pull up to 1.8V Updated Logic Block Diagram
*B	1773608	See ECN	TUP/AESA	Removed table - 3V DC General Purpose IO Specifications Updated Logic Block Diagram Updated table - DC POR and LVD Specifications Updated table - DC Chip Level Specifications Updated table - 5V and 3.3V DC General Purpose IO Specifications Updated table - 2.7V DC General Purpose IO Specifications Updated table - AC GPIO Specifications and split it into two tables for 5V/3.3V and 2.7V Added section on CapSenseLITE Software tool Updated 16-QFN Package Diagram

© Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.