



DAC8311  
DAC8411

## 1.8V to 5.5V, 80 $\mu$ A, 14- and 16-Bit, Low-Power, Single-Channel, DIGITAL-TO-ANALOG CONVERTERS in SC70 Package

### FEATURES

- **Relative Accuracy:**
  - 1 LSB INL (DAC8311: 14-bit)
  - 4 LSB INL (DAC8411: 16-bit)
- **microPower Operation: 80 $\mu$ A at 1.8V**
- **Power-Down: 0.5 $\mu$ A at 5V, 0.1 $\mu$ A at 1.8V**
- **Wide Power Supply: +1.8V to +5.5V**
- **Power-On Reset to Zero Scale**
- **Straight Binary Data Format**
- **Low Power Serial Interface with Schmitt-Triggered Inputs: Up to 50MHz**
- **On-Chip Output Buffer Amplifier, Rail-to-Rail Operation**
- **SYNC Interrupt Facility**
- **Extended Temperature Range –40°C to +125°C**
- **Pin-Compatible Family in a Tiny, 6-Pin SC70 Package**

### APPLICATIONS

- **Portable, Battery-Powered instruments**
- **Process Control**
- **Digital Gain and Offset Adjustment**
- **Programmable Voltage and Current Sources**


RELATED DEVICES	16-BIT	14-BIT	12-BIT	10-BIT	8-BIT
Pin and Function Compatible	DAC8411	DAC8311	DAC7311	DAC6311	DAC5311

### DESCRIPTION

The DAC8311 (14-bit) and DAC8411 (16-bit) are low-power, single-channel, voltage output digital-to-analog converters (DAC). They provide excellent linearity and minimize undesired code-to-code transient voltages while offering an easy upgrade path within a pin-compatible family. All devices use a versatile, 3-wire serial interface that operates at clock rates of up to 50MHz and is compatible with standard SPI™, QSPI™, MICROWIRE™, and digital signal processor (DSP) interfaces.

All devices use an external power supply as a reference voltage to set the output range. The devices incorporate a power-on reset (POR) circuit that ensures the DAC output powers up at 0V and remains there until a valid write to the device occurs. The DAC8311 and DAC8411 contain a power-down feature, accessed over the serial interface, that reduces current consumption of the device to 0.1 $\mu$ A at 1.8V in power down mode. The low power consumption of this part in normal operation makes it ideally suited for portable, battery-operated equipment. The power consumption is 0.55mW at 5V, reducing to 2.5 $\mu$ W in power-down mode.

These devices are pin-compatible with the DAC5311, DAC6311, and DAC7311, offering an easy upgrade path from 8-, 10-, and 12-bit resolution to 14- and 16-bit. All devices are available in a small, 6-pin, SC70 package. This package offers a flexible, pin-compatible, and functionally-compatible drop-in solution within the family over an extended temperature range of –40°C to +125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI™, QSPI™ are trademarks of Motorola, Inc.  
MICROWIRE™ is a trademark of National Semiconductor Corporation.  
All other trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**PACKAGE/ORDERING INFORMATION<sup>(1)</sup>**

PRODUCT	MAXIMUM RELATIVE ACCURACY (LSB)	MAXIMUM DIFFERENTIAL NONLINEARITY (LSB)	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING
DAC8411	±8	±2	SC70-6	DCK	–40°C to 125°C	D84
DAC8311	±4	±1	SC70-6	DCK	–40°C to 125°C	D83

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

PARAMETER	VALUE	UNIT
AV <sub>DD</sub> to GND	–0.3 to +6	V
Digital input voltage to GND	–0.3 to +AV <sub>DD</sub> +0.3	V
AV <sub>OUT</sub> to GND	–0.3 to +AV <sub>DD</sub> +0.3	V
Operating temperature range	–40 to +125	°C
Storage temperature range	–65 to +150	°C
Junction temperature (T <sub>J</sub> max)	+150	°C
Power dissipation	(T <sub>J</sub> max – T <sub>A</sub> )/θ <sub>JA</sub>	
θ <sub>JA</sub> thermal impedance	250	°C/W

(1) Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

At  $V_{DD} = +1.8V$  to  $+5.5V$ ,  $R_L = 2k\Omega$  to GND, and  $C_L = 200$  pF to GND, unless otherwise noted.

PARAMETER		TEST CONDITIONS		DAC8411, DAC8311			UNIT
				MIN	TYP	MAX	
<b>STATIC PERFORMANCE<sup>(1)</sup></b>							
DAC8411	Resolution			16			Bits
	Relative accuracy	Measured by the line passing through codes 485 and 64714	3.6V to 5V	±4	±8	LSB	
			1.8V to 3.6V	±4	±12		
Differential nonlinearity			±0.5	±2	LSB		
DAC8311	Resolution			14			Bits
	Relative accuracy	Measured by the line passing through codes 120 and 16200		±1	±4	LSB	
	Differential nonlinearity			±0.125	±1	LSB	
Offset error	Measured by the line passing through two codes <sup>(2)</sup>		±0.05	±4	mV		
Offset error drift			3		µV/°C		
Zero code error	All zeros loaded to the DAC register		0.2		mV		
Full-scale error	All ones loaded to DAC register		0.04	0.2	% of FSR		
Gain error			0.05	±0.15	% of FSR		
Gain temperature coefficient	$V_{DD} = +5V$		±0.5			ppm of FSR/°C	
	$V_{DD} = +1.8V$		±1.5				
<b>OUTPUT CHARACTERISTICS<sup>(3)</sup></b>							
Output voltage range			0	$V_{DD}$	V		
Output voltage settling time	$R_L = 2k\Omega$ , $C_L = 200$ pF, $V_{DD} = 5V$ , 1/4 scale to 3/4 scale		6	10	µs		
	$R_L = 2M\Omega$ , $C_L = 470$ pF		12				
Slew rate			0.7			V/µs	
Capacitive load stability	$R_L = \infty$		470			pF	
	$R_L = 2k\Omega$		1000			pF	
Code change glitch impulse	1LSB change around major carry		0.5			nV-s	
Digital feedthrough			0.5			nV-s	
Power-on glitch impulse	$R_L = 2k\Omega$ , $C_L = 200$ pF, $V_{DD} = 5V$		17			mV	
DC output impedance			0.5			Ω	
Short-circuit current	$V_{DD} = +5V$		50			mA	
	$V_{DD} = +3V$		20			mA	
Power-up time	Coming out of power-down mode		50			µs	
<b>AC PERFORMANCE</b>							
SNR			88			dB	
THD			-66			dB	
SFDR			66			dB	
SINAD			66			dB	
DAC output noise density <sup>(4)</sup>	$T_A = +25^\circ C$ , at zero-scale input, $f_{OUT} = 1$ kHz, $V_{DD} = 5V$		17			nV/√Hz	
	$T_A = +25^\circ C$ , at mid-code input, $f_{OUT} = 1$ kHz, $V_{DD} = 5V$		110			nV/√Hz	
DAC output noise <sup>(5)</sup>	$T_A = +25^\circ C$ , at mid-code input, 0.1Hz to 10Hz, $V_{DD} = 5V$		3			µV <sub>pp</sub>	

(1) Linearity calculated using a reduced code range of 485 to 64714 for 16-bit, and 120 to 16200 for 14-bit, output unloaded.

(2) Straight line passing through codes 485 and 64714 for 16-bit, and 120 and 16200 for 14-bit, output unloaded.

(3) Specified by design and characterization, not production tested.

(4) For more details, see [Figure 31](#).

(5) For more details, see [Figure 32](#).

**ELECTRICAL CHARACTERISTICS (continued)**


At  $V_{DD} = +1.8V$  to  $+5.5V$ ,  $R_L = 2k\Omega$  to GND, and  $C_L = 200$  pF to GND, unless otherwise noted.

PARAMETER		TEST CONDITIONS		DAC8411, DAC8311			UNIT	
				MIN	TYP	MAX		
<b>LOGIC INPUTS<sup>(6)</sup></b>								
Input current						±1	μA	
$V_{INL}$ , input low voltage		$V_{DD} = +5V$				0.8	V	
		$V_{DD} = +1.8V$				0.5	V	
$V_{INH}$ , input high voltage		$V_{DD} = +5V$		1.8			V	
		$V_{DD} = +1.8V$		1.1			V	
Pin capacitance					1.5	3	pF	
<b>POWER REQUIREMENTS</b>								
$V_{DD}$				1.8		5.5	V	
$I_{DD}$	Normal mode	$V_{INH} = V_{DD}$ and $V_{INL} =$ GND, at mid-scale code <sup>(7)</sup>		$V_{DD} = 3.6V$ to $5.5V$		110	160	μA
				$V_{DD} = 2.7V$ to $3.6V$		95	150	
				$V_{DD} = 1.8V$ to $2.7V$		80	140	
	All power-down mode	$V_{INH} = V_{DD}$ and $V_{INL} =$ GND, at mid-scale code		$V_{DD} = 3.6V$ to $5.5V$		0.5	3.5	μA
				$V_{DD} = 2.7V$ to $3.6V$		0.4	3.0	
				$V_{DD} = 1.8V$ to $2.7V$		0.1	2.0	
Power dissipation	Normal mode	$V_{INH} = V_{DD}$ and $V_{INL} =$ GND, at mid-scale code		$V_{DD} = 3.6V$ to $5.5V$		0.55	0.88	mW
				$V_{DD} = 2.7V$ to $3.6V$		0.25	0.54	
				$V_{DD} = 1.8V$ to $2.7V$		0.14	0.38	
	All power-down mode	$V_{INH} = V_{DD}$ and $V_{INL} =$ GND, at mid-scale code		$V_{DD} = 3.6V$ to $5.5V$		2.50	19.2	μW
				$V_{DD} = 2.7V$ to $3.6V$		1.08	10.8	
				$V_{DD} = 1.8V$ to $2.7V$		0.72	8.1	
<b>TEMPERATURE RANGE</b>								
Specified performance				-40		+125	°C	

(6) Specified by design and characterization, not production tested.


(7) For more details, see [Figure 12](#), [Figure 53](#), and [Figure 83](#).

## PIN CONFIGURATION


**Table 1. PIN DESCRIPTION**

PIN	NAME	DESCRIPTION
1	$\overline{\text{SYNC}}$	Level-triggered control input (active low). This is the frame synchronization signal for the input data. When $\overline{\text{SYNC}}$ goes low, it enables the input shift register and data are transferred in on the falling edges of the following clocks. The DAC is updated following the 24th (DAC8411) or 16th (DAC8311) clock cycle, unless $\overline{\text{SYNC}}$ is taken high before this edge, in which case the rising edge of $\overline{\text{SYNC}}$ acts as an interrupt and the write sequence is ignored by the DAC8x11. Refer to the <a href="#">DAC8311</a> and <a href="#">DAC8411</a> $\overline{\text{SYNC}}$ Interrupt sections for more details.
2	SCLK	Serial Clock Input. Data can be transferred at rates up to 50MHz.
3	$\text{D}_{\text{IN}}$	Serial Data Input. Data is clocked into the 24-bit (DAC8411) or 16-bit (DAC8311) input shift register on the falling edge of the serial clock input.
4	$\text{AV}_{\text{DD}}/\text{V}_{\text{REF}}$	Power Supply Input, +1.8V to 5.5V.
5	GND	Ground reference point for all circuitry on the part.
6	$\text{V}_{\text{OUT}}$	Analog output voltage from DAC. The output amplifier has rail-to-rail operation.

**SERIAL WRITE OPERATION: 14-Bit (DAC8311)**



**TIMING REQUIREMENTS<sup>(1)(2)</sup>**


All specifications at  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $\text{AV}_{\text{DD}} = +1.8\text{V}$  to  $+5.5\text{V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_1^{(3)}$ SCLK cycle time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	50			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	20			
$t_2$ SCLK high time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	25			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	10			
$t_3$ SCLK low time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	25			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	10			
$t_4$ $\overline{\text{SYNC}}$ to SCLK rising edge setup time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	0			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	0			
$t_5$ Data setup time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	5			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	5			
$t_6$ Data hold time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	4.5			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	4.5			
$t_7$ SCLK falling edge to $\overline{\text{SYNC}}$ rising edge	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	0			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	0			
$t_8$ Minimum $\overline{\text{SYNC}}$ high time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	50			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	20			
$t_9$ 16th SCLK falling edge to $\overline{\text{SYNC}}$ falling edge	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	100			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	100			
$t_{10}$ $\overline{\text{SYNC}}$ rising edge to 16th SCLK falling edge (for successful $\overline{\text{SYNC}}$ interrupt)	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	15			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	15			

(1) All input signals are specified with  $t_R = t_F = 3\text{ns}$  (10% to 90% of  $\text{AV}_{\text{DD}}$ ) and timed from a voltage level of  $(V_{\text{IL}} + V_{\text{IH}})/2$ .

(2) See [14-Bit Serial Write Operation](#) timing diagram.

(3) Maximum SCLK frequency is 50MHz at  $\text{AV}_{\text{DD}} = 3.6\text{V}$  to  $5.5\text{V}$  and 20MHz at  $\text{AV}_{\text{DD}} = 1.8\text{V}$  to  $3.6\text{V}$ .

**SERIAL WRITE OPERATION: 16-Bit (DAC8411)**

**TIMING REQUIREMENTS<sup>(1)(2)</sup>**

 All specifications at  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $\text{AV}_{\text{DD}} = +1.8\text{V}$  to  $+5.5\text{V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_1^{(3)}$ SCLK cycle time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	50			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	20			
$t_2$ SCLK high time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	25			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	10			
$t_3$ SCLK low time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	25			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	10			
$t_4$ $\overline{\text{SYNC}}$ to SCLK rising edge setup time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	0			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	0			
$t_5$ Data setup time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	5			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	5			
$t_6$ Data hold time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	4.5			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	4.5			
$t_7$ SCLK falling edge to $\overline{\text{SYNC}}$ rising edge	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	0			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	0			
$t_8$ Minimum $\overline{\text{SYNC}}$ high time	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	50			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	20			
$t_9$ 24th SCLK falling edge to $\overline{\text{SYNC}}$ falling edge	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	100			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	100			
$t_{10}$ $\overline{\text{SYNC}}$ rising edge to 24th SCLK falling edge (for successful $\overline{\text{SYNC}}$ interrupt)	$\text{AV}_{\text{DD}} = 1.8\text{V}$ to $3.6\text{V}$	15			ns
	$\text{AV}_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	15			

(1) All input signals are specified with  $t_{\text{R}} = t_{\text{F}} = 3\text{ns}$  (10% to 90% of  $\text{AV}_{\text{DD}}$ ) and timed from a voltage level of  $(V_{\text{IL}} + V_{\text{IH}})/2$ .

(2) See [16-Bit Serial Write Operation](#) timing diagram.

(3) Maximum SCLK frequency is 50MHz at  $\text{AV}_{\text{DD}} = 3.6\text{V}$  to  $5.5\text{V}$  and 20MHz at  $\text{AV}_{\text{DD}} = 1.8\text{V}$  to  $3.6\text{V}$ .

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +5V$**

At  $T_A = +25^\circ C$ ,  $AV_{DD} = +5V$ , and DAC loaded with mid-scale code, unless otherwise noted.




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.





Figure 6.




**TYPICAL CHARACTERISTICS:  $V_{DD} = +5V$  (continued)**


At  $T_A = +25^\circ C$ ,  $V_{DD} = +5V$ , and DAC loaded with mid-scale code, unless otherwise noted.




**Figure 7.**




**Figure 8.**




**Figure 9.**



**Figure 10.**



**Figure 11.**



**Figure 12.**

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +5V$  (continued)**

At  $T_A = +25^\circ C$ ,  $AV_{DD} = +5V$ , and DAC loaded with mid-scale code, unless otherwise noted.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +5V$  (continued)**

At  $T_A = +25^\circ C$ ,  $AV_{DD} = +5V$ , and DAC loaded with mid-scale code, unless otherwise noted.




Figure 19.




Figure 20.




Figure 21.




Figure 22.




Figure 23.





Figure 24.

**TYPICAL CHARACTERISTICS:  $A_{V_{DD}} = +5V$  (continued)**


At  $T_A = +25^\circ C$ ,  $A_{V_{DD}} = +5V$ , and DAC loaded with mid-scale code, unless otherwise noted.

**FULL-SCALE SETTLING TIME  
5V RISING EDGE**




**Figure 25.**

**FULL-SCALE SETTLING TIME  
5V FALLING EDGE**




**Figure 26.**

**HALF-SCALE SETTLING TIME  
5V RISING EDGE**




**Figure 27.**

**HALF-SCALE SETTLING TIME  
5V FALLING EDGE**




**Figure 28.**

**POWER-ON RESET TO 0V  
POWER-ON GLITCH**



**Figure 29.**

**POWER-OFF GLITCH**



**Figure 30.**

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +5V$  (continued)**

At  $T_A = +25^\circ C$ ,  $AV_{DD} = +5V$ , and DAC loaded with mid-scale code, unless otherwise noted.




Figure 31.




Figure 32.




Figure 33.




Figure 34.

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +3.6V$**

At  $T_A = 25^\circ C$ , and  $AV_{DD} = +3.6V$ , unless otherwise noted.




Figure 35.




Figure 36.




Figure 37.




Figure 38.




Figure 39.





Figure 40.

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +3.6V$  (continued)**

At  $T_A = 25^\circ C$ , and  $AV_{DD} = +3.6V$ , unless otherwise noted.



**Figure 41.**

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +2.7V$**

At  $T_A = 25^\circ C$ , and  $AV_{DD} = +2.7V$ , unless otherwise noted.




Figure 42.




Figure 43.




Figure 44.




Figure 45.




Figure 46.





Figure 47.




**TYPICAL CHARACTERISTICS:  $V_{DD} = +2.7V$  (continued)**


At  $T_A = 25^\circ C$ , and  $V_{DD} = +2.7V$ , unless otherwise noted.




**Figure 48.**




**Figure 49.**




**Figure 50.**



**Figure 51.**



**Figure 52.**



**Figure 53.**

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +2.7V$  (continued)**

At  $T_A = 25^\circ C$ , and  $AV_{DD} = +2.7V$ , unless otherwise noted.




Figure 54.




Figure 55.




Figure 56.




Figure 57.




Figure 58.




Figure 59.

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +2.7V$  (continued)**

At  $T_A = 25^\circ C$ , and  $AV_{DD} = +2.7V$ , unless otherwise noted.




Figure 60.




Figure 61.




Figure 62.




Figure 63.




Figure 64.





Figure 65.

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +2.7V$  (continued)**


At  $T_A = 25^\circ C$ , and  $AV_{DD} = +2.7V$ , unless otherwise noted.

**FULL-SCALE SETTLING TIME  
2.7V RISING EDGE**




Time (2µs/div)  
**Figure 66.**

**FULL-SCALE SETTLING TIME  
2.7V FALLING EDGE**




Time (2µs/div)  
**Figure 67.**

**HALF-SCALE SETTLING TIME  
2.7V RISING EDGE**




Time (2µs/div)  
**Figure 68.**

**HALF-SCALE SETTLING TIME  
2.7V FALLING EDGE**




Time (2µs/div)  
**Figure 69.**

**POWER-ON RESET TO 0V  
POWER-ON GLITCH**



Time (5ms/div)  
**Figure 70.**

**POWER-OFF GLITCH**



Time (10ms/div)  
**Figure 71.**

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +1.8V$**

At  $T_A = 25^\circ C$ , and  $AV_{DD} = +1.8V$ , unless otherwise noted.




Figure 72.




Figure 73.




Figure 74.




Figure 75.




Figure 76.




Figure 77.

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +1.8V$  (continued)**

At  $T_A = 25^\circ C$ , and  $AV_{DD} = +1.8V$ , unless otherwise noted.




Figure 78.




Figure 79.




Figure 80.




Figure 81.




Figure 82.




Figure 83.

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +1.8V$  (continued)**

At  $T_A = 25^\circ C$ , and  $AV_{DD} = +1.8V$ , unless otherwise noted.




Figure 84.




Figure 85.




Figure 86.




Figure 87.




Figure 88.






Figure 89.

**TYPICAL CHARACTERISTICS:  $AV_{DD} = +1.8V$  (continued)**


At  $T_A = 25^\circ C$ , and  $AV_{DD} = +1.8V$ , unless otherwise noted.




**Figure 90.**




**Figure 91.**




**Figure 92.**



**Figure 93.**



**Figure 94.**




**Figure 95.**



**TYPICAL CHARACTERISTICS:  $AV_{DD} = +1.8V$  (continued)**


At  $T_A = 25^\circ C$ , and  $AV_{DD} = +1.8V$ , unless otherwise noted.

**FULL-SCALE SETTLING TIME  
1.8V RISING EDGE**




Time (2µs/div)  
**Figure 96.**

**FULL-SCALE SETTLING TIME  
1.8V FALLING EDGE**




Time (2µs/div)  
**Figure 97.**

**HALF-SCALE SETTLING TIME  
1.8V RISING EDGE**




Time (2µs/div)  
**Figure 98.**

**HALF-SCALE SETTLING TIME  
1.8V FALLING EDGE**




Time (2µs/div)  
**Figure 99.**

**POWER-ON RESET TO 0V  
POWER-ON GLITCH**



Time (5ms/div)  
**Figure 100.**

**POWER-OFF GLITCH**




Time (10ms/div)  
**Figure 101.**

## THEORY OF OPERATION

### DAC SECTION

The DAC8311 and DAC8411 are fabricated using TI's proprietary HPA07 process technology. The architecture consists of a string DAC followed by an output buffer amplifier. Because there is no reference input pin, the power supply ( $AV_{DD}$ ) acts as the reference. [Figure 102](#) shows a block diagram of the DAC architecture.



**Figure 102. DAC8x11 Architecture**

The input coding to the DAC8311 and DAC8411 is straight binary, so the ideal output voltage is given by:

$$V_{OUT} = AV_{DD} \times \frac{D}{2^n}$$


Where:

$n$  = resolution in bits; either 14 (DAC8311) or 16 (DAC8411).

$D$  = decimal equivalent of the binary code that is loaded to the DAC register; it ranges from 0 to 16,383 for the 14-bit DAC8311, or 0 to 65,535 for the 16-bit DAC8411.

### RESISTOR STRING

The resistor string section is shown in [Figure 103](#). It is simply a string of resistors, each of value  $R$ . The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the amplifier. It is tested monotonic because it is a string of resistors.



**Figure 103. Resistor String**

### OUTPUT AMPLIFIER

The output buffer amplifier is capable of generating rail-to-rail voltages on its output which gives an output range of 0V to  $AV_{DD}$ . It is capable of driving a load of 2k $\Omega$  in parallel with 1000pF to GND. The source and sink capabilities of the output amplifier can be seen in the Typical Characteristics section for each device. The slew rate is 0.7V/ $\mu$ s with a half-scale settling time of typically 6 $\mu$ s with the output unloaded.

### SERIAL INTERFACE (for 14-Bit DAC8311)

The DAC8311 has a 3-wire serial interface ( $\overline{\text{SYNC}}$ , SCLK, and DIN) compatible with SPI, QSPI, and Microwire interface standards, as well as most DSPs. See the [14-bit Serial Write Operation timing diagram](#) for an example of a typical write sequence.

#### DAC8311 Input Shift Register

The input shift register is 16 bits wide, as shown in [Table 2](#). The first two bits (PD0 and PD1) are reserved control bits that set the desired mode of operation (normal mode or any one of three power-down modes) as indicated in [Table 4](#).

The write sequence begins by bringing the  $\overline{\text{SYNC}}$  line low. Data from the DIN line are clocked into the 16-bit shift register on each falling edge of SCLK. The serial clock frequency can be as high as 50MHz, making the DAC8311 compatible with high-speed DSPs. On the 16th falling edge of the serial clock, the last data bit is clocked in and the programmed function is executed.

At this point, the  $\overline{\text{SYNC}}$  line may be kept low or brought high. In either case, it must be brought high for a minimum of 20ns before the next write sequence so that a falling edge of  $\overline{\text{SYNC}}$  can initiate the next write sequence. As previously mentioned, it must be brought high again before the next write sequence.

#### DAC8311 $\overline{\text{SYNC}}$ Interrupt

In a normal write sequence, the  $\overline{\text{SYNC}}$  line is kept low for at least 16 falling edges of SCLK and the DAC is updated on the 16th falling edge. However, bringing  $\overline{\text{SYNC}}$  high before the 16th falling edge acts as an interrupt to the write sequence. The shift register is reset and the write sequence is seen as invalid. Neither an update of the DAC register contents or a change in the operating mode occurs, as shown in [Figure 104](#).

Table 2. DAC8311 Data Input Register

DB15		DB14												DB0	
PD1	PD0	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0




Figure 104. DAC8311  $\overline{\text{SYNC}}$  Interrupt Facility

### SERIAL INTERFACE (for 16-Bit DAC8411)

The DAC8411 has a 3-wire serial interface ( $\overline{\text{SYNC}}$ , SCLK, and DIN) compatible with SPI, QSPI, and Microwire interface standards, as well as most DSPs. See the [16-bit Serial Write Operation timing diagram](#) for an example of a typical write sequence.

#### DAC8411 Input Shift Register

The input shift register is 24 bits wide, as shown in [Table 3](#). The first two bits are reserved control bits (PD0 and PD1) that set the desired mode of operation (normal mode or any one of three power-down modes) as indicated in [Table 4](#). The last six bits are *don't care*.

The write sequence begins by bringing the  $\overline{\text{SYNC}}$  line low. Data from the DIN line are clocked into the 24-bit shift register on each falling edge of SCLK. The serial clock frequency can be as high as 50MHz, making the DAC8411 compatible with high-speed DSPs. On the 18th falling edge of the serial clock, the last data bit is clocked in and the programmed function is executed. The last six bits are *don't care*.

At this point, the  $\overline{\text{SYNC}}$  line may be kept low or brought high. In either case, it must be brought high for a minimum of 20ns before the next write sequence so that a falling edge of  $\overline{\text{SYNC}}$  can initiate the next write sequence. As previously mentioned, it must be brought high again before the next write sequence.

The  $\overline{\text{SYNC}}$  line may be brought high after the 18th bit is clocked in because the last six bits are *don't care*.

#### DAC8411 $\overline{\text{SYNC}}$ Interrupt

In a normal write sequence, the  $\overline{\text{SYNC}}$  line is kept low for 24 falling edges of SCLK and the DAC is updated on the 18th falling edge, ignoring the last six *don't care* bits. However, bringing  $\overline{\text{SYNC}}$  high before the 18th falling edge acts as an interrupt to the write sequence. The shift register is reset and the write sequence is seen as invalid. Neither an update of the DAC register contents or a change in the operating mode occurs, as shown in [Figure 105](#).

Table 3. DAC8411 Data Input Register

DB23														DB7 DB6 DB5						DB0			
PD1	PD0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	X	X	X	X	X	X




Figure 105. DAC8411  $\overline{\text{SYNC}}$  Interrupt Facility

## POWER-ON RESET TO ZERO-SCALE

The DAC8x11 contains a power-on reset circuit that controls the output voltage during power-up. On power-up, the DAC register is filled with zeros and the output voltage is 0V. The DAC register remains that way until a valid write sequence is made to the DAC. This design is useful in applications where it is important to know the state of the output of the DAC while it is in the process of powering up.

The occurring power-on glitch impulse is only a few mV (typically, 17mV; see [Figure 29](#), [Figure 70](#), or [Figure 100](#)).

## POWER-DOWN MODES


The DAC8x11 contains four separate modes of operation. These modes are programmable by setting two bits (PD1 and PD0) in the control register. [Table 4](#) shows how the state of the bits corresponds to the mode of operation of the device.

**Table 4. Modes of Operation for the DAC8x11**

PD1	PD0	OPERATING MODE
0	0	Normal Operation
		<b>Power-Down Modes</b>
0	1	Output 1kΩ to GND
1	0	Output 100kΩ to GND
1	1	High-Z

When both bits are set to 0, the device works normally with a standard power consumption of typically 80μA at 1.8V. However, for the three power-down modes, the typical supply current falls to 0.5μA at 5V, 0.4μA at 3V, and 0.1μA at 1.8V. Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. The advantage of this architecture is that the output impedance of the part is known while the part is in

power-down mode. There are three different options. The output is connected internally to GND either through a 1kΩ resistor or a 100kΩ resistor, or is left open-circuited (High-Z). See [Figure 106](#) for the output stage.



**Figure 106. Output Stage During Power-Down**

All linear circuitry is shut down when the power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically 50μs for  $AV_{DD} = 5V$  and  $AV_{DD} = 3V$ . See the Typical Characteristics section for each device for more information.

## DAC NOISE PERFORMANCE

Typical noise performance for the DAC8x11 is shown in [Figure 31](#) and [Figure 32](#). Output noise spectral density at the  $V_{OUT}$  pin versus frequency is depicted in [Figure 31](#) for full-scale, midscale, and zero-scale input codes. The typical noise density for midscale code is 110nV/√Hz at 1kHz and at 1MHz.

## APPLICATION INFORMATION

### USING THE REF5050 AS A POWER SUPPLY FOR THE DAC8x11

As a result of the extremely low supply current required by the DAC8x11, an alternative option is to use a REF5050 +5V precision voltage reference to supply the required voltage to the part, as shown in Figure 107. This option is especially useful if the power supply is too noisy or if the system supply voltages are at some value other than 5V. The REF5050 outputs a steady supply voltage for the DAC8x11. If the REF5050 is used, the current needed to supply DAC8x11 is typically 110µA at 5V, with no load on the output of the DAC. When the DAC output is loaded, the REF5050 also needs to supply the current to the load. The total current required (with a 5kΩ load on the DAC output) is:

$$110\mu\text{A} + (5\text{V}/5\text{k}\Omega) = 1.11\text{mA}$$

The load regulation of the REF5050 is typically 0.002%/mA, resulting in an error of 90µV for the 1.11mA current drawn from it. This value corresponds to a 1.1LSB error at 16bit (DAC8411).




Figure 107. REF5050 as Power Supply to DAC8x11

For other power-supply voltages, alternative references such as the REF3030 (3V), REF3033 (3.3V), or REF3220 (2.048V) are recommended. For a full list of available voltage references from TI, see TI web site at [www.ti.com](http://www.ti.com).

### BIPOLAR OPERATION USING THE DAC8x11

The DAC8x11 has been designed for single-supply operation but a bipolar output range is also possible using the circuit in Figure 108. The circuit shown gives an output voltage range of ±5V. Rail-to-rail operation at the amplifier output is achievable using an OPA211, OPA340, or OPA703 as the output amplifier. For a full list of available operational amplifiers from TI, see TI web site at [www.ti.com](http://www.ti.com)

The output voltage for any input code can be calculated as follows:

$$V_O = \left[ AV_{DD} \times \left( \frac{D}{2^n} \right) \times \left( \frac{R_1 + R_2}{R_1} \right) - AV_{DD} \times \left( \frac{R_2}{R_1} \right) \right] \quad (1)$$

Where:

n = resolution in bits; either 14 (DAC8311) or 16 (DAC8411).

D = the input code in decimal; either 0 to 16,383 (DAC8311) or 0 to 65,535 (DAC8411).

With  $AV_{DD} = 5\text{V}$ ,  $R_1 = R_2 = 10\text{k}\Omega$ :

$$V_O = \left( \frac{10 \times D}{2^n} \right) - 5\text{V} \quad (2)$$

This is an output voltage range of ±5V with 0000h (16-bit level) corresponding to a -5V output and FFFFh (16-bit level) corresponding to a +5V output.




Figure 108. Bipolar Operation with the DAC8x11

## MICROPROCESSOR INTERFACING

### DAC8x11 to 8051 Interface

Figure 109 shows a serial interface between the DAC8x11 and a typical 8051-type microcontroller. The setup for the interface is as follows: TXD of the 8051 drives SCLK of the DAC8x11, while RXD drives the serial data line of the part. The SYNC signal is derived from a bit programmable pin on the port. In this case, port line P3.3 is used. When data are to be transmitted to the DAC8x11, P3.3 is taken low. The 8051 transmits data only in 8-bit bytes; thus, only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 remains low after the first eight bits are transmitted, and a second write cycle is initiated to transmit the second byte of data. P3.3 is taken high following the completion of this cycle. The 8051 outputs the serial data in a format which has the LSB first. The DAC8x11 requires its data with the MSB as the first bit received. Therefore, the 8051 transmit routine must take this requirement into account, and *mirror* the data as needed.




Figure 109. DAC8x11 to 80C51/80L51 Interfaces

### DAC8x11 to Microwire Interface

Figure 110 shows an interface between the DAC8x11 and any Microwire-compatible device. Serial data are shifted out on the falling edge of the serial clock and are clocked into the DAC8x11 on the rising edge of the SK signal.




Figure 110. DAC8x11 to Microwire Interface

### DAC8x11 to 68HC11 Interface

Figure 111 shows a serial interface between the DAC8x11 and the 68HC11 microcontroller. SCK of the 68HC11 drives the SCLK of the DAC8x11, while the MOSI output drives the serial data line of the DAC. The SYNC signal is derived from a port line (PC7), similar to what was done for the 8051.




Figure 111. DAC8x11 to 68HC11 Interface

The 68HC11 should be configured so that its CPOL bit is a '0' and its CPHA bit is a '1'. This configuration causes data appearing on the MOSI output to be valid on the falling edge of SCK. When data are being transmitted to the DAC, the SYNC line is taken low (PC7). Serial data from the 68HC11 are transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. Data are transmitted MSB first. In order to load data to the DAC8x11, PC7 is held low after the first eight bits are transferred, and a second serial write operation is performed to the DAC; PC7 is taken high at the end of this procedure.



## LAYOUT

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies.

The DAC8x11 offers single-supply operation; it will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it will be to achieve good performance from the converter.

Because of the single ground pin of the DAC8x11, all return currents, including digital and analog return currents, must flow through the GND pin. Ideally, GND would be connected directly to an analog ground plane. This plane would be separate from the ground connection for the digital components until they were connected at the power entry point of the system.

The power applied to  $AV_{DD}$  should be well-regulated and low-noise. Switching power supplies and dc/dc converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as the internal logic switches state. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. This condition is particularly true for the DAC8x11, as the power supply is also the reference voltage for the DAC.

As with the GND connection,  $AV_{DD}$  should be connected to a +5V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the 1 $\mu$ F to 10 $\mu$ F and 0.1 $\mu$ F bypass capacitors are strongly recommended. In some situations, additional bypassing may be required, such as a 100 $\mu$ F electrolytic capacitor or even a *Pi* filter made up of inductors and capacitors—all designed to essentially low-pass filter the +5V supply, removing the high-frequency noise.



## PARAMETER DEFINITIONS

With the increased complexity of many different specifications listed in product data sheets, this section summarizes selected specifications related to digital-to-analog converters.

### STATIC PERFORMANCE

Static performance parameters are specifications such as differential nonlinearity (DNL) or integral nonlinearity (INL). These are dc specifications and provide information on the accuracy of the DAC. They are most important in applications where the signal changes slowly and accuracy is required.

#### Resolution

Generally, the DAC resolution can be expressed in different forms. Specifications such as IEC 60748-4 recognize the numerical, analog, and relative resolution. The numerical resolution is defined as the number of digits in the chosen numbering system necessary to express the total number of steps of the transfer characteristic, where a step represents both a digital input code and the corresponding discrete analogue output value. The most commonly-used definition of resolution provided in data sheets is the numerical resolution expressed in bits.

#### Least Significant Bit (LSB)

The least significant bit (LSB) is defined as the smallest value in a binary coded system. The value of the LSB can be calculated by dividing the full-scale output voltage by  $2^n$ , where  $n$  is the resolution of the converter.

#### Most Significant Bit (MSB)

The most significant bit (MSB) is defined as the largest value in a binary coded system. The value of the MSB can be calculated by dividing the full-scale output voltage by 2. Its value is one-half of full-scale.

#### Relative Accuracy or Integral Nonlinearity (INL)

Relative accuracy or integral nonlinearity (INL) is defined as the maximum deviation between the real transfer function and a straight line passing through the endpoints of the ideal DAC transfer function. INL is measured in LSBs.

#### Differential Nonlinearity (DNL)

Differential nonlinearity (DNL) is defined as the maximum deviation of the real LSB step from the ideal 1LSB step. Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly one LSB apart. If the DNL is within  $\pm 1$ LSB, the DAC is said to be monotonic.

#### Full-Scale Error

Full-scale error is defined as the deviation of the real full-scale output voltage from the ideal output voltage while the DAC register is loaded with the full-scale code (0xFFFF). Ideally, the output should be  $V_{DD} - 1$  LSB. The full-scale error is expressed in percent of full-scale range (%FSR).

#### Offset Error

Offset error is defined as the difference between actual output voltage and the ideal output voltage in the linear region of the transfer function. This difference is calculated by using a straight line defined by two codes (for example, for 16-bit resolution, codes 485 and 64714). Since the offset error is defined by a straight line, it can have a negative or positive value. Offset error is measured in mV.

#### Zero-Code Error

Zero-code error is defined as the DAC output voltage, when all '0's are loaded into the DAC register. Zero-scale error is a measure of the difference between actual output voltage and ideal output voltage (0V). It is expressed in mV. It is primarily caused by offsets in the output amplifier.

#### Gain Error

Gain error is defined as the deviation in the slope of the real DAC transfer characteristic from the ideal transfer function. Gain error is expressed as a percentage of full-scale range (%FSR).

#### Full-Scale Error Drift

Full-scale error drift is defined as the change in full-scale error with a change in temperature. Full-scale error drift is expressed in units of %FSR/°C.

#### Offset Error Drift

Offset error drift is defined as the change in offset error with a change in temperature. Offset error drift is expressed in  $\mu\text{V}/^\circ\text{C}$ .

#### Zero-Code Error Drift

Zero-code error drift is defined as the change in zero-code error with a change in temperature. Zero-code error drift is expressed in  $\mu\text{V}/^\circ\text{C}$ .

### Gain Temperature Coefficient

The gain temperature coefficient is defined as the change in gain error with changes in temperature. The gain temperature coefficient is expressed in ppm of FSR/°C.

### Power-Supply Rejection Ratio (PSRR)

Power-supply rejection ratio (PSRR) is defined as the ratio of change in output voltage to a change in supply voltage for a full-scale output of the DAC. The PSRR of a device indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is measured in decibels (dB).

### Monotonicity

Monotonicity is defined as a slope whose sign does not change. If a DAC is monotonic, the output changes in the same direction or remains at least constant for each step increase (or decrease) in the input code.

## DYNAMIC PERFORMANCE

Dynamic performance parameters are specifications such as settling time or slew rate, which are important in applications where the signal rapidly changes and/or high frequency signals are present.

### Slew Rate

The output slew rate (SR) of an amplifier or other electronic circuit is defined as the maximum rate of change of the output voltage for all possible input signals.

$$SR = \max \left[ \left| \frac{\Delta V_{OUT}(t)}{\Delta t} \right| \right] \quad (3)$$

Where  $\Delta V_{OUT}(t)$  is the output produced by the amplifier as a function of time  $t$ .

### Output Voltage Settling Time

Settling time is the total time (including slew time) for the DAC output to settle within an error band around its final value after a change in input. Settling times are specified to within  $\pm 0.003\%$  (or whatever value is specified) of full-scale range (FSR).

### Code Change/Digital-to-Analog Glitch Energy

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nanovolts-second (nV-s), and is measured when the digital input code is changed by 1LSB at the major carry transition.

### Digital Feedthrough

Digital feedthrough is defined as impulse seen at the output of the DAC from the digital inputs of the DAC. It is measured when the DAC output is not updated. It is specified in nV-s, and measured with a full-scale code change on the data bus; that is, from all '0's to all '1's and vice versa.

### Channel-to-Channel DC Crosstalk

Channel-to-channel dc crosstalk is defined as the dc change in the output level of one DAC channel in response to a change in the output of another DAC channel. It is measured with a full-scale output change on one DAC channel while monitoring another DAC channel remains at midscale. It is expressed in LSB.

### Channel-to-Channel AC Crosstalk

AC crosstalk in a multi-channel DAC is defined as the amount of ac interference experienced on the output of a channel at a frequency ( $f$ ) (and its harmonics), when the output of an adjacent channel changes its value at the rate of frequency ( $f$ ). It is measured with one channel output oscillating with a sine wave of 1kHz frequency, while monitoring the amplitude of 1kHz harmonics on an adjacent DAC channel output (kept at zero scale). It is expressed in dB.

### Signal-to-Noise Ratio (SNR)

Signal-to-noise ratio (SNR) is defined as the ratio of the root mean-squared (RMS) value of the output signal divided by the RMS values of the sum of all other spectral components below one-half the output frequency, not including harmonics or dc. SNR is measured in dB.

### Total Harmonic Distortion (THD)

Total harmonic distortion + noise is defined as the ratio of the RMS values of the harmonics and noise to the value of the fundamental frequency. It is expressed in a percentage of the fundamental frequency amplitude at sampling rate  $f_s$ .

### Spurious-Free Dynamic Range (SFDR)

Spurious-free dynamic range (SFDR) is the usable dynamic range of a DAC before spurious noise interferes or distorts the fundamental signal. SFDR is the measure of the difference in amplitude between the fundamental and the largest harmonically or non-harmonically related spur from dc to the full Nyquist bandwidth (half the DAC sampling rate, or  $f_s/2$ ). A spur is any frequency bin on a spectrum analyzer, or from a Fourier transform, of the analog output of the DAC. SFDR is specified in decibels relative to the carrier (dBc).

### Signal-to-Noise plus Distortion (SINAD)

SINAD includes all the harmonic and outstanding spurious components in the definition of output noise power in addition to quantizing any internal random noise power. SINAD is expressed in dB at a specified input frequency and sampling rate,  $f_s$ .

### DAC Output Noise Density

Output noise density is defined as internally-generated random noise. Random noise is characterized as a spectral density ( $nV/\sqrt{Hz}$ ). It is measured by loading the DAC to midscale and measuring noise at the output.

### DAC Output Noise

DAC output noise is defined as any voltage deviation of DAC output from the desired value (within a particular frequency band). It is measured with a DAC channel kept at midscale while filtering the output voltage within a band of 0.1Hz to 10Hz and measuring its amplitude peaks. It is expressed in terms of peak-to-peak voltage ( $V_{pp}$ ).

### Full-Scale Range (FSR)

Full-scale range (FSR) is the difference between the maximum and minimum analog output values that the DAC is specified to provide; typically, the maximum and minimum values are also specified. For an  $n$ -bit DAC, these values are usually given as the values matching with code 0 and  $2^n - 1$ .

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
DAC8311IDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
DAC8311IDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
DAC8411IDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
DAC8411IDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# MECHANICAL DATA

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



4093553-4/G 01/2007

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - Falls within JEDEC MO-203 variation AB.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>	Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>	Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2008, Texas Instruments Incorporated