



Low-Voltage Single SPDT Analog Switch

DESCRIPTION

The DG2002 is a single-pole/double-throw monolithic CMOS analog switch designed for high performance switching of analog signals. Combining low power, high speed (ton: 8 ns, t_{OFF} : 6 ns), low on-resistance $(r_{DS(on)}$: 7 Ω) and small physical size (SC70), the DG2002 is ideal for portable and battery powered applications requiring high performance and efficient use of board space.

The DG2002 is built on Vishay Siliconix's low voltage JI2 process. An epitaxial layer prevents latchup. Break-before make is guaranteed for DG2002.

Each switch conducts equally well in both directions when on, and blocks up to the power supply level when off.

FEATURES

- Low voltage operation (1.8 V to 5.5 V)
- Low on-resistance $r_{DS(on)}$: 7 Ω
- Fast switching t_{ON}: 8 ns, t_{OFF}: 6 ns
- Low charge injection Q_{INJ}: 5 pC
- Low power consumption
- TTL/CMOS compatible
- 6-pin SC70 package

BENEFITS


- Simple logic interface
- High accuracy
- Reduce board space

APPLICATIONS

- Cellular phones
- Communication systems
- Portable test equipment
- Battery operated systems
- WWW.DZSC.COM Sample and hold circuits

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION

WWW.DZSC.COM



WWW.DZSC.CON Device Marking: E2xx

TRUTH TABLE					
Logic	NC	NO			
0	ON	OFF			
1	OFF	ON			

ORDERING INFORMATION						
Temp Range	Package	Part Number				
- 40 to 85 °C	SC70-6	DG2002DL-T1 DG2002DL-T1-E3				

Pb containing terminations are not RoHS compliant, exemptions may apply.

Document Number: 71448







ABSOLUTE MAXIMUM RATINGS					
Parameter		Limit	Unit		
Referenced V+ to GND		- 0.3 to +6	V		
IN, COM, NC, NO ^a		- 0.3 to (V+ + 0.3)	v		
Continuous Current (Any Terminal)		± 50	mA		
Peak Current (Pulsed at 1 ms, 10 % of	luty cycle)	± 200	IIIA		
Storage Temperature		- 65 to + 150	°C		
Power Dissipation (Packages) ^b	6-Pin SC70 ^c	250	mW		

- Notes:
 a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
 b. All leads welded or soldered to PC Board.
 c. Derate 3.1 mW/°C above 70 °C.

Parameter		Test Conditions Unless Otherwise Specified		Limits - 40 to 85 °C			
	Symbol	$V+ = 2.0 \text{ V}, \pm 10 \%$ $V_{IN} = 0.4 \text{ or } 1.6 \text{ V}^e$	Temp ^a	Min ^b	Typ ^c	Max ^b	Unit
Analog Switch	-		<u> </u>			L	
Analog Signal Range ^d	$V_{NO}, V_{NC} \ V_{COM}$		Full	0		V+	V
On-Resistance	r _{ON}	V+ = 1.8 V, V _{COM} = 1.0 V, I _{NO} , I _{NC} = 10 mA	Room Full ^d		38 39.3	46.1 47.1	
r _{ON} Flatness ^d	r _{ON} Flatness	$V+ = 1.8 \text{ V}, V_{COM} = 0 \text{ to } V+, I_{NO}, I_{NC} = 10 \text{ mA}$	Room		21		Ω
0.:ivb 0"1ab.a. 0	I _{NO(off)} I _{NC(off)}	V+ = 2.2 V	Room Full ^d	- 250 - 3.0		250 3.0	pA nA
Switch Off Leakage Current ^r	I _{COM(off)}	V_{NO} , $V_{NC} = 0.5 \text{ V}/1.5 \text{ V}$, $V_{COM} = 1.5 \text{ V}/0.5 \text{ V}$	Room Full ^d	- 250 - 3.0		250 3.0	pA nA
Channel-On Leakage Current ^f	I _{COM(on)}	$V+ = 2.2 \text{ V}, V_{NO}, V_{NC} = V_{COM} = 0.5 \text{ V}/1.5 \text{ V}$	Room Full ^d	- 250 - 3.0		250 3.0	pA nA
Digital Control			•				
Input High Voltage	V_{INH}		Full	1.6			V
Input Low Voltage	V_{INL}		Full			0.4	V
Input Capacitance ^d	C _{in}		Full		3		pF
Input Current	I _{INL} or I _{INH}	$V_{IN} = 0$ or V+	Full	- 1		1	μΑ
Dynamic Characteristics			•				
Turn-On Time	t _{ON}	V_{NO} or V_{NC} = 1.5 V, R_L = 300 Ω , C_L = 35 pF Figures 1 and 2	Room Full ^d		22	31 32	
Turn-Off Time	t _{OFF}		Room Full ^d		10	17 18	ns
Break-Before-Make Time	t _d		Room	1	12		
Charge Injection ^d	Q _{INJ}	$C_L = 1$ nF, $V_{GEN} = 0$ V, $R_{GEN} = 0$ Ω , Figure 3	Room		5	10	рС
Off-Isolation ^d	OIRR	D 5000 5 x 1 1 MHz	Room		- 67		-10
Crosstalk ^d	X _{TALK}	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$	Room		- 71		dB
NO, NC Off Capacitance ^d	C _{NO(off)} C _{NC(off)}	V _{IN} = 0 or V+, f = 1 MHz	Room		5		pF
Channel-On Capacitance ^d	C _{ON}		Room		29		'
Power Supply			<u> </u>				
Power Supply Range	V+			1.8		2.2	٧
Power Supply Current ^d	l+	V _{IN} = 0 or V+			0.01	1.0	μΑ
Power Consumption	P _C	V _{IN} = 0 01 V+				2.2	μW

www.vishav.com Document Number: 71448



Parameter		Test Conditions Unless Otherwise Specified $V+=3~V,~\pm10~\%$		Limits - 40 to 85 °C			
	Symbol	$V_{1N} = 3.4 \text{ or } 2.0 \text{ V}^{\text{e}}$	Temp ^a	Min ^b	Typ ^c	Max ^b	Unit
Analog Switch						l	
Analog Signal Range ^d	V_{NO}, V_{NC} V_{COM}		Full	0		V+	V
On-Resistance ^d	r _{ON}	$V+ = 2.7 \text{ V}, V_{COM} = 1.5 \text{ V}, I_{NO}, I_{NC} = 10 \text{ mA}$	Room Full		12.2 13	14.8 15.8	0
r _{ON} Flatness ^d	r _{ON} Flatness	$V+ = 2.7 \text{ V}, V_{COM} = 0 \text{ to } V+, I_{NO}, I_{NC} = 10 \text{ mA}$	Room		5		Ω
Cuitale Off Lealings Comment	I _{NO(off)} I _{NC(off)}	V+ = 3.3 V	Room Full	- 500 - 4.0		500 4.0	pA nA
Switch Off Leakage Current ^f	I _{COM(off)}	V_{NO} , $V_{NC} = 1 \text{ V/3 V}$, $V_{COM} = 3 \text{ V/1 V}$	Room Full	- 500 - 4.0		500 4.0	pA nA
Channel-On Leakage Current ^f	I _{COM(on)}	$V+ = 3.3 \text{ V}, V_{NO}, V_{NC} = V_{COM} = 1 \text{ V/3 V}$	Room Full	- 500 - 4.0		500 4.0	pA nA
Digital Control							•
Input High Voltage	V_{INH}		Full	2			V
Input Low Voltage	V _{INL}		Full			0.4	V
Input Capacitance ^d	C _{in}		Full		3		pF
Input Current	I _{INL} or I _{INH}	$V_{IN} = 0$ or V+	Full	- 1		1	μΑ
Dynamic Characteristics			<u> </u>		I.		
Turn-On Time ^d	t _{ON}	V_{NO} or V_{NC} = 2.0 V, R_L = 300 Ω , C_L = 35 pF Figures 1 and 2	Room Full		12	21 22	
Turn-Off Time ^d	t _{OFF}		Room Full		7	14 15	ns
Break-Before-Make Time ^d	t_d		Room	1	6		
Charge Injection ^d	Q_{INJ}	C_L = 1 nF, V_{GEN} = 0 V, R_{GEN} = 0 Ω , Figure 3	Room		5	10	рС
Off-Isolation ^d	OIRR	D 5000 5 x 5 1 MHz	Room		- 67		-in
Crosstalk ^d	X _{TALK}	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$	Room		- 69		dB
NO, NC Off Capacitance ^d	$C_{NO(off)} \ C_{NC(off)}$	V _{IN} = 0 or V+, f = 1 MHz	Room		5		pF
Channel-On Capacitance ^d	C _{ON}		Room		29]
Power Supply	·		•				
Power Supply Range	V+			2.7		3.3	V
Power Supply Current	l+	V _{IN} = 0 or V+			0.01	1.0	μΑ
Power Consumption	P_{C}	V V = 0 01 V				3.3	μW

Document Number: 71448 www.vishav.com



SPECIFICATIONS V	- = 5.0 V						
		Test Conditions Unless Otherwise Specified V+ = 5 V, ± 10 %		Limits - 40 to 85 °C			-
Parameter	Symbol	$V_{IN} = 0.8 \text{ or } 2.4 \text{ V}^{e}$	Temp ^a	Min ^b	Typ ^c	Max ^b	Unit
Analog Switch							•
Analog Signal Range ^d	$V_{NO}, V_{NC,} V_{COM}$		Full	0		V+	٧
On-Resistance	r _{ON}	$V+ = 4.5 \text{ V}, V_{COM} = 3 \text{ V}, I_{NO}, I_{NC} = 10 \text{ mA}$	Room Full		6.4 7.4	7.8 8.8	0
r _{ON} Flatness ^d	r _{ON} Flatness	$V+ = 4.5 \text{ V}, V_{COM} = 0 \text{ to } V+, I_{NO}, I_{NC} = 10 \text{ mA}$	Room		3		Ω
Switch Off Leakage Current	I _{NO(off),} I _{NC(off)}	` ''	Room Full	- 1.0 - 4.0		1.0 4.0	nA
Switch On Leakage Current	I _{COM(off)}	V_{NO} , $V_{NC} = 1 \text{ V}/4.5 \text{ V}$, $V_{COM} = 4.5 \text{ V}/1 \text{ V}$	Room Full	- 1.0 - 4.0		1.0 4.0	
Channel-On Leakage Current	I _{COM(on)}	V+ = 5.5 V, V+ = 5.5 V $V_{NO}, V_{NC} = V_{COM} = 1 V/4.5 V$	Room Full	- 1.0 - 4.0		1.0 4.0	
Digital Control	l l			I.			
Input High Voltage	V_{INH}		Full	2.4			.,
Input Low Voltage	V_{INL}		Full			0.8	V
Input Capacitance	C _{in}		Full		3		pF
Input Current	I _{INL} or I _{INH}	$V_{IN} = 0$ or $V+$	Full	- 1		1	μΑ
Dynamic Characteristics	•		•		•	•	•
Turn-On Time ^d	t _{ON}	V 04V 2V D 200 O C 25 pC	Room Full		8	15 16	
Turn-Off Time ^d	t _{OFF}	V_{NO} or V_{NC} = 3 V, R_L = 300 Ω , C_L = 35 pF Figures 1 and 2	Room Full		6	13 14	ns
Break-Before-Make Time ^d	t _d		Room	1	4		
Charge Injection ^d	Q_{INJ}	C_L = 1 nF, V_{GEN} = 0 V, R_{GEN} = 0 Ω , Figure 3	Room		5	10	рC
Off-Isolation ^d	OIRR	D 5000 F xF f 1MUz	Room		- 69		-10
Crosstalk ^d	X _{TALK}	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$	Room		- 69		dB
Source-Off Capacitance ^d	C _{NO(off)} , C _{NC(off)}	V _{IN} = 0 or V+, f = 1 MHz	Room		5		рF
Channel-On Capacitance ^d	C _{ON}		Room		29		1
Power Supply			<u> </u>				
Power Supply Range	V+			4.5		5.5	V
Power Supply Current	I+	V _{IN} = 0 or V+			0.01	1.0	μΑ
Power Consumption	P_{C}	VIN - O OI VT				5.5	μW


Notes

- a. Room = 25 °C, Full = as determined by the operating suffix.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Typical values are for design aid only, not guaranteed nor subject to production testing.
- d. Guarantee by design, nor subjected to production test.
- e. V_{IN} = input voltage to perform proper function.
- f. Guaranteed by 5 V leakage testing, not production tested.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


www.vishav.com

Document Number: 71448







TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



 $\label{eq:VCOM} \text{$V_{COM}$ - Analog Voltage (V)} \\ r_{ON} \text{ vs. } V_{COM} \text{ and Supply Voltage}$




Supply Current vs. Temperature




35 30 25 20 V+ = 2 V 85 °C V+ = 5 V 85 °C V+ = 5 V 85 °C 40 °C 85 °C 40 °C

0

 V_{COM} - Analog Voltage (V) r_{ON} vs. Analog Voltage and Temperature



Supply Current vs. Input Switching Frequency




Leakage vs. Analog Voltage

Document Number: 71448


Leakage Current (pA)

VISHAY.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Switching Time vs. Temperature and Supply Voltage



0 LOSS - 10 - 20 Loss, OIRR, X_{TALK} (dB) - 30 - 40 - 50 **OIRR** - 60 V+=3 V $R_L=50 \Omega$ - 70 - 80 - 90 - 100 100 M 100 K 1 M 10 M 1 G Frequency (Hz)

Insertion Loss, Off -Isolation Crosstalk vs. Frequency



Charge Injection vs. Analog Voltage



TEST CIRCUITS




Figure 1. Switching Time




Figure 2. Break-Before-Make Interval




Figure 3. Charge Injection

Document Number: 71448

VISHAY.

TEST CIRCUITS




Figure 4. Off-Isolation




Figure 5. Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?71448.

www.vishav.com Document Number: 71448



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com