



## High-Speed, Low r<sub>ON</sub>, SPDT Analog Switch

(2:1 Multiplexer/Demultiplexer Bus Switch)

### **DESCRIPTION**

The DG3157 is a high-speed single-pole double-throw, low power, TTL-Compatible bus switch. Using sub-micro CMOS technology, the DG3157 achieves low on-resistance and negligible propagation delay.

The DG3157 can handle both analog and digital signals and permits signals with amplitudes of up to  $V_{CC}$  to be transmitted in either direction.

When the Select pin is low,  $B_0$  is connected to the output A pin. When the Select pin is high,  $B_1$  is connected to the output A pin. The path that is open will have a high-impedance state with respect to the output. Make-before-break is guaranteed. An eptiaxial layer prevents latch-up.

## **FEATURES**


 Direct Cross to Industry Standard SN74LVC1G3157, NC7SB3157, NLASB3175, PI5A3157, and STG3157



SC-70 6-Lead Package

- 1.65 V to 5.5 V V<sub>CC</sub> Operation
- $5 \Omega$  Connection Between Ports
- Minimal Propagation Delay
- Break-Before-Make Switching
- Zero Bounce In Flow-Through Mode

### **FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION**



**Device Marking: G1** 

TRUTH TABLE	
Logic Input (S)	Function
0	B <sub>0</sub> Connected to A
1-22 13	B <sub>1</sub> Connected to A

ORDERING INFORMATION						
Temp Range	Package	Part Number				
- 40 to 85 °C	SC70-6	DG3157DL-T1 DG3157DL-T1-E3				

PDF

\* Pb containing terminations are not RoHS compliant, exemptions may apply

Occument Number: 72648 www.vishay.c



ABSOLUTE MAXIMUM RATINGS						
Parameter		Limit	Unit			
Reference V+ to GND	- 0.3 to + 6	V				
S, A, B <sup>a</sup>		- 0.3 to (V+ + 0.3)	v			
Continuous Current (Any terminal)		± 50	mA			
Peak Current (Pulsed at 1 ms, 10 % duty cycle)		± 200				
Storage Temperature	D Suffix	- 65 to 150	°C			
Power Dissipation (Packages) <sup>b</sup>	6-Pin SC70 <sup>c</sup>	250	mW			

#### Notes:

- a. Signals on A, or B or S exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC Board.
- c. Derate 3.1 mW/°C above 70 °C.

		Test Conditions Unless Otherwise Specified $V+=3.0 \text{ V, } V_S=0.25 \text{ V to } 0.7 \text{ V+}^e$			Limits - 40 to 85 °C			
Parameter	Symbol				Min <sup>b</sup>	Typ <sup>c</sup>	Max <sup>b</sup>	Unit
DC Characteristics								•
High Level Input Voltage	$V_{SH}$	V+ = 1.65 to 1.95 V		Full	0.75 V+			
Tilgit Level input voltage	* 5H	V+ = 2.3 to 5.5 V		Full	0.7 V+			V
Low Level Input Voltage	$V_{SL}$	V+ = 1.65 to 1.95 V		Full			0.25 V+	
Low Level Input Voltage	• 3L	V+ = 2.3  to  5.5  V		Full			0.3 V+	i
		V+ = 4.5 V	$V_{BN} = 0 \text{ V}, I_A = 30 \text{ mA}$	Full		6	7	Ω
			$V_{BN} = 2.3 \text{ V}, I_A = -30 \text{ mA}$	Full		6	12	
On Resistance			$V_{BN} = 4.5 \text{ V}, I_{A} = -30 \text{ mA}$	Full		9	15	
		V+ = 3.0 V	$V_{BN} = 0 \text{ V}, I_{A} = 24 \text{ mA}$	Full		8	9	
	R <sub>ON</sub>	V+ = 3.0 V	$V_{BN} = 3.0 \text{ V}, I_{A} = -24 \text{ mA}$	Full		12	20	
		V+ = 2.3 V	$V_{BN} = 0 \text{ V}, I_A = 8 \text{ mA}$	Full		9	12	
			$V_{BN} = 2.3 \text{ V}, I_{A} = -8 \text{ mA}$	Full		13	30	
		V+ = 1.65 V	$V_{BN} = 0 \text{ V, } I_{A} = 4 \text{ mA}$	Full		12	20	
			$V_{BN} = 1.8 \text{ V}, I_A = -4 \text{ mA}$	Full		18	50	
		0 < V <sub>BN</sub> < V+	V+ = 4.5 V, I <sub>A</sub> = - 30 mA	Room		6		
	0		V+ = 3.0 V, I <sub>A</sub> = - 24 mA	Room		12		
On Resistance Flatness	R <sub>FLAT</sub>		V+ = 2.3 V, I <sub>A</sub> = - 8 mA	Room		22		
			V+ = 1.65 V, I <sub>A</sub> = - 4 mA	Room		90		
On Resistance Matching	ΔR <sub>ON</sub>	V+ = 4.5 V, V <sub>BN</sub> = 3.15 V, I <sub>A</sub> = - 30 mA		Room		0.32		
		V+ = 3.0 V, V <sub>BN</sub> = 2.1 V, I <sub>A</sub> = - 24 mA		Room		0.31		
Between Channels		V+ = 2.3 V, V <sub>BN</sub> = 1.6 V, I <sub>A</sub> = -8 mA		Room		0.30		
		V+ = 1.65 V, V <sub>BN</sub> = 1.15 V, I <sub>A</sub> = -4 mA		Room		0.29		
Input Lookogo Current				Room	- 0.1		0.1	
Input Leakage Current I <sub>S</sub>		$V+ = 5.5 V, V_A = 5.5 V$		Full	- 1.0		- 1.0	
Off Stage Switch Leakage	I <sub>BN(off)</sub>	$V+ = 5.5 \text{ V}, V_A/V_B = 0 \text{ V}/5.5 \text{ V}$ $V+ = 5.5 \text{ V}, V_A/V_B = 0 \text{ V}/5.5 \text{ V}$		Room	- 0.1		0.1	μΑ
J	2.1(011)			Full	- 1.0 - 0.1		- 1.0	<b>.</b>
On State Switch Leakage	I <sub>BN(on)</sub>			Room Full	- 0.1		0.1 - 1.0	İ
Power Supply					1			
Power Supply Range	V+			Full	1.65		5.5	V
Quiescent Supply Current	l+	V+ = 5.5 V, V <sub>A</sub> = V <sub>B</sub> = V+ or GND		Room Full			1 10	μΑ

www.vishav.com



		Test Con Unless Otherw			<b>Limits</b> 40 to 85 °	C.		
Parameter	Symbol	$V+ = 3.0 \text{ V}, V_S = 0.25 \text{ V to } 0.7 \text{ V} + {}^{e}$		Temp <sup>a</sup>	Min <sup>b</sup>	Typ <sup>c</sup>	Max <sup>b</sup>	Unit
<b>AC Electrical Characteristice</b>		<u> </u>		<u> </u>			l	ı
Prop Delay Time <sup>f</sup>		V <sub>A</sub> = 0 V	V+ = 1.65 to 1.95 V	Full				
	t <sub>PHL</sub> /t <sub>PLH</sub>		V+ = 2.3 to 2.7 V	Full		1.2		
	PHL/PLH		V+ = 3.0 to 3.6 V	Full		0.8		
			V+ = 4.5 to 5.5 V	Full		0.3		
		$V_{LOAD} = 2 \times V + \text{ for } t_{PZL}$ $V_{LOAD} = 0 \text{ V for } t_{PZH}$	V+ = 1.65 to 1.95 V	Room Full		10.2 10.4		
Output Enable Time <sup>f</sup>	. /+		V+ = 2.3 to 2.7 V	Room Full		5.9 6.2		
	t <sub>PZL</sub> /t <sub>PZH</sub>		V+ = 3.0 to 3.6 V	Room Full		4.1 4.5		
			V+ = 4.5 to 5.5 V	Room Full		2.6 2.9		
Output Disable Time <sup>f</sup>		$V_{LOAD} = 2 \times V + \text{ for } t_{PLZ}$ $V_{LOAD} = 0 \text{ V for } t_{PHZ}$	V+ = 1.65 to 1.95 V	Room Full		10.2 10.4		ns
	. /+		V+ = 2.3 to 2.7 V	Room Full		5.9 6.2		
	t <sub>PLZ</sub> /t <sub>PHZ</sub>		V+ = 3.0 to 3.6 V	Room Full		4.1 4.5		-
			V+ = 4.5 to 5.5 V	Room Full		2.6 2.9		
		V+ = 1.65 to 1.95 V		Full	0.5			
d		V+ = 2.3 to 2.7 V		Full	0.5			
Break-Before-Make Time <sup>d</sup>	t <sub>BBM</sub>	V+ = 3.0 to 3.65		Full	0.5			
		V+ = 4.5 to 5.5 V		Full	0.5			
Charge Injection <sup>d</sup>	Q	$C_L = 0.1 \text{ nF, } V_{GEN} = 0 \text{ V}$	V+ = 5 V	Room		7		nC
• ,		$R_{GEN} = 0 \Omega$	V+ = 3.3 V	Room		3		pC
<b>Analog Switch Characteristic</b>	s							
Off Isolation <sup>d</sup>	OIRR	$R_L = 50 \Omega, f$	– 10 MHz	Room		- 57.6		dB
Crosstalk <sup>d</sup>	X <sub>TALK</sub>	_		Room		- 58.7		u u
- 3-db Bandwidth <sup>d</sup>	BW	$R_L = 5$	0 Ω	Room		> 250		MH
Capacitance								
Control Pin Capacitance <sup>d</sup>	C <sub>IN</sub>	V+ =	0 V	Room		4.9		
B Port Off Capacitance <sup>d</sup>	C <sub>IO-B</sub>			Room		< 6.5		pF
A Port Capacitance When Switch Enable <sup>d</sup>	C <sub>IO-A(on)</sub>	V+ = 5 V		Room		< 18.5		μr

#### Notes:

- a. Room = 25 °C, Full = as determined by the operating suffix.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Typical values are for design aid only, not guaranteed nor subject to production testing.
- d. Guarantee by design, nor subjected to production test.
- e.  $V_{IN}$  = input voltage to perform proper function.
- f. Guaranteed by design and not production tested. The bus switch propagation delay is a function of the RC time constant contributed by the on-resistance and the specified load capacitance with an ideal voltage source (zero output impedance) driving the switch.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Document Number: 72648 www.vishav.com

# VISHAY.

## LOGIC DIAGRAM (POSITIVE LOGIC)





Figure 1.

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



www.vishav.com Document Number: 72648



#### **AC LOADING AND WAVEFORMS**




Figure 2. AC Test Circuit




Figure 3. AC Waveforms


#### Notes

- C<sub>L</sub> includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ .
- The outputs are measured one at a time with one transition per measurement.
- $\bullet$   $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$
- t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>dis</sub>.
- t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>dis</sub>.
- $V_{LD} = 2 V+$ .

Document Number: 72648

# VISHAY.

## **TEST CIRCUITS**



C<sub>L</sub> (includes fixture and stray capacitance)

Figure 4. Break-Before-Make Interval




Figure 5. Charge Injection




Figure 6. Off-Isolation

Figure 7. Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?72648">http://www.vishay.com/ppg?72648</a>.

www.vishav.com Document Number: 72648



Vishay

## **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com