

National Semiconductor

5495A/DM7495 4-Bit Parallel Access Shift Registers

General Description

These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation.

Parallel (broadside) load

Connection Diagram

Shift right (the direction QA toward QD)

Shift left (the direction Q_D toward Q_A)

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.


Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the

mode control is high by connecting the output of each flipflop to the parallel input of the previous flip-flop (Q_D to input C, etc.) and serial data is entered at input D. The clock input may be applied simultaneously to clock 1 and clock 2 if both modes can be clocked from the same source.

Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the truth table will also ensure that register contents are protected.

Features

- Typical maximum clock frequency 36 MHz
- Typical power dissipation 250 mW



TL/F/6534-1 Order Number 5495ADMQB, 5495AFMQB or DM7495N See NS Package Number J14A, N14A or W14B

© 1995 National Semiconductor Corporation TL/F/6534

RRD-B30M105/Printed in U. S. A.



June 1989

5495A/DM7495 4-Bit Parallel Access Shift Registers

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 7V Input Voltage 5.5V

input voltage	5.5V
Operating Free Air Temperature Range	
54A	-55°C to +125°C
DM74	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			5495A			Units		
	Faramet	Min	Nom	Max	Min	Nom	Max		
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input V	2			2			V	
V _{IL}	Low Level Input Vo			0.8			0.8	V	
I _{OH}	High Level Output			-0.8			-0.8	mA	
I _{OL}	Low Level Output			16			16	mA	
f _{CLK}	Clock Frequency (0		25	0		25	MHz	
t _W	Clock Pulse Width	15	11		15			ns	
t _{SU}	Data Setup Time (I	20	10		20	10		ns	
t _{EN}	Time to Enable Clock (Note 4)	Clock 1	20			20			- ns
		Clock 2	15			15			
t _H	Data Hold Time (N	0	-10		0	-10		ns	
t _{IN}	Time to Inhibit Clock 1 or Clock 2 (Note 4)		10			10			ns
T _A	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

			-				
Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		V
V _{OL}	Low Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OL} = \text{Max} \\ V_{IH} &= \text{Min}, V_{IL} = \text{Max} \end{split}$			0.2	0.4	V
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH} High Level Input	V _{CC} = Max	Mode			80	μA	
	Current	$V_{I} = 2.4V$	Others			40	μΛ
IIL	Low Level Input Current	V _{CC} = Max	Mode			-3.2	mA
Cu		$V_{I} = 0.4V$	Others			-1.6	IIIA
los	Short Circuit	V _{CC} = Max	DM54	-18		-57	mA
	Output Current	(Note 2)	DM74	-18		-57	IIIA
Icc	Supply Current	V _{CC} = Max (Note 3)			50	75	mA

Note 1: All typicals are at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all outputs and serial input open; A, B, C, and D inputs grounded: Mode Control at 4.5V: and a momentary 3V, then ground, applied to both clock inputs.

Note 4: $T_{A}\,=\,25^{\circ}C$ and $V_{CC}\,=\,5V.$

Symbol	Parameter	From (Input)	$R_L = 400\Omega$, $C_L = 15 pF$		From (Input) $R_L = 400\Omega, C_L = 15$, C _L = 15 pF	Units
	Falanetei	To (Output)	Min	Max			
f _{MAX}	Maximum Clock Frequency		25		MHz		
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output		35	ns		
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output		35	ns		

Function Table

Inputs							Outputs				
Mode	Clo	cks	Serial		Para	llel		QA	QB	Q _C	QD
Control	2(L)	1(R)	oona	Α	В	С	D	QA	~B		чD
Н	н	х	х	x	Х	Х	х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
н	\downarrow	Х	X	a	b	С	d	а	b	С	d
н	↓	Х	X	Q _{B†}	Q _{C†}	Q _{D†}	d	Q _{Bn}	Q _{Cn}	Q _{Dn}	d
L	L	н	X	X	X	x	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
L	X	\downarrow	н	Х	Х	Х	Х	H	Q _{An}	Q _{Bn}	Q _{Cn}
L	X	Ļ	L	X	Х	Х	Х	L	Q _{An}	Q _{Bn}	Q _{Cn}
↑	L	Ĺ	X	X	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
Ļ	L	L	X	X	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
\downarrow	L	н	X	x	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
<u>↑</u>	н	L	X	x	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
Ť	н	н	Х	X	Х	Х	х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}

 \dagger Shifting left requires external connection of Q_B to A, Q_C to B, Q_D to C. Serial data is entered at input D.


H = High Level (Steady State), L = Low Level (Steady State), X = Don't Care (Any input, including transitions)


 \downarrow = Transition from high to low level, \uparrow = Transition from low to high level


a, b, c, d = The level of steady, state input at inputs A, B, C, or D, respectively.


 $Q_{A0}, \, Q_{B0}, \, Q_{C0}, \, Q_{D0} \, = \, \text{The level of } Q_A, \, Q_B, \, Q_C, \, Q_D, \, \text{respectively, before the indicated steady state input conditions were established.}$

 $\mathsf{Q}_{\mathsf{An}},\,\mathsf{Q}_{\mathsf{Bn}},\,\mathsf{Q}_{\mathsf{Cn}},\,\mathsf{Q}_{\mathsf{Dn}}=\text{ The level of }\mathsf{Q}_{\mathsf{A}},\,\mathsf{Q}_{\mathsf{B}},\,\mathsf{Q}_{\mathsf{C}},\,\mathsf{Q}_{\mathsf{D}},\,\text{respectively, before the most recent }\downarrow\text{ transition of the clock.}$









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.