



SEMICONDUCTOR

September 1986 Revised February 2000

# DM74ALS174 • DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear

#### **General Description**

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.

#### **Features**


- Advanced oxide-isolated ion-implanted Schottky TTL process
- Pin and functional compatible with LS family counterpart
- Typical clock frequency maximum is 80 MHz
- Switching performance guaranteed over full temperature and V<sub>CC</sub> supply range

#### Ordering Code:


Ordering Code	Package Number	Package Description
DM74ALS174M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74ALS174SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS174N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74ALS175M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74ALS175SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS175N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tane and Reel Specify	by appending the suffix letter "X" to the ordering code

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagrams**



# DM74ALS175



M74ALS174 • DM74ALS175 Hex/Quad D-Type Flip-Flops with Clea

500 LCOM



#### **Function Table**

Inputs			Outputs		
Clear	Clock	D	Q	Q (Note 1)	
L	Х	Х	L	Н	
н	$\uparrow$	н	н	L	
н	$\uparrow$	L	L	н	
Н	L	Х	Q <sub>0</sub>	$\overline{Q}_0$	


H = HIGH Level (steady state) L = LOW Level (steady state) X = Don't Care ↑ = Transition from LOW-to-HIGH Level


DM74ALS174 • DM74ALS175

 $Q_0$  = the level of Q before the indicated steady-state input conditions were established

Note 1: applies to DM74ALS175 only

#### Logic Diagrams





### Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	–65°C to +150°C
Typical θ <sub>JA</sub>	
N Package	77.9°C/W
M Package	107.3°C/W

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual during operating. for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V
I <sub>OH</sub>	HIGH Level Output Curren	it			-0.4	mA
I <sub>OL</sub>	LOW Level Output Current				8	mA
t <sub>W</sub>	Pulse Width	Clock HIGH or LOW	10			ns
		Clear LOW	10			Ĩ
t <sub>SETUP</sub>	Setup Time (Note 3)	Data Input	10↑			
		Clear Inactive State	6↑			ns
t <sub>HOLD</sub>	Data Hold Time (Note 3)		0↑			ns
fclock	Clock Frequency		0		50	MHz
Τ <sub>Α</sub>	Free Air Operating Temper	rature	0		70	°C
Note 3: The symb	ol 1 indicates that the rising edge of t	indicates that the rising edge of the clock is used as reference.				

Note 3: The symbol ↑ indicates that the rising edge of the clock is used as reference.

## **Electrical Characteristics**

Symbol	Parameter	Condition	Min	Тур	Max	Units	
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V$ , $I_{IN} = -18$ mA				-1.5	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -400 μA V <sub>CC</sub> = 4.5V to 5.5V		$V_{CC}-2$	V <sub>CC</sub> – 1.6		V
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = 4.5V$	I <sub>OL</sub> = 8 mA		0.35	0.5	V
I	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IN} = 7V$				0.1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
IIL	LOW Level Input Current	$V_{CC} = 5.5V, V_{IN} = 0.4V$				-0.1	mA
I <sub>O</sub>	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I <sub>CC</sub> Supply Cu	Supply Current	V <sub>CC</sub> = 5.5V Clock = 4.5V	DM74ALS174		11	19	mA
		Clear = GND D Input = GND	DM74ALS175		8	14	

# Switching Characteristics

Symbol	Parameter	Conditions	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency	$R_L = 500\Omega$	50		MHz
<sup>t</sup> PLH	Propagation Delay Time	C <sub>L</sub> = 50 pF			
	LOW-to-HIGH Level	$V_{CC} = 4.5V$ to 5.5V	5	18	ns
	Output From Clear (175 Only)				
t <sub>PHL</sub>	Propagation Delay Time				
	HIGH-to-LOW Level		8	23	ns
	Output From Clear				
t <sub>PLH</sub>	Propagation Delay Time				
	LOW-to-HIGH Level		3	15	ns
	Output From Clock				
t <sub>PHL</sub>	Propagation Delay Time				
	HIGH-to-LOW Level		5	17	ns
	Output From Clock				

