N

National Semiconductor

December 2006

DP83848J PHYTER® Mini LS Commercial Temperature Single Port 10/100 Ethernet Transceiver

General Description

The DP83848J addresses the quality, reliability and small form factor required for space sensitive applications in embedded systems.

The DP83848J offers performance far exceeding the IEEE specifications, with superior interoperability and industry leading performance beyond 137m of Cat-V cable. The DP83848J also offers Auto-MDIX to remove cabling complications. DP83848J has superior ESD pro-tection, greater than 4KV Human Body Model, providing extremely high reliability and robust operation, ensuring a high level performance in all applications.

DP83848J offers two flexible LED indicators - one for Link • and the other for Speed.

The DP83848J is offered in a tiny 6mm x 6mm LLP 40-pin package and is ideal for industrial controls, building/factory automation, transportation, test equipment and wireless base stations.


Applications

- Peripheral devices
- Mobile devices
- · Factory and building automation
- Basestations

Features

- Low-power 3.3V, 0.18μm CMOS technology
- 3.3V MAC Interface
- Auto-MDIX for 10/100 Mb/s
- Energy Detection Mode
- MII Interface
- MII serial management interface (MDC and MDIO)
- IEEE 802.3u Auto-Negotiation and Parallel Detection
- IEEE 802.3u ENDEC, 10BASE-T transceivers and filters
- IEEE 802.3u PCS, 100BASE-TX transceivers and filters
- Integrated ANSI X3.263 compliant TP-PMD physical sublayer with adaptive equalization and Baseline Wander compensation
- Error-free Operation beyond 137 meters
- · ESD protection greater than 4KV Human body model
- · LED support for Link and Speed
- · Single register access for complete PHY status
- 10/100 Mb/s packet BIST (Built in Self Test)
- 40 pin LLP package (6mm) x (6mm) x (0.8mm)

System Diagram



ER® is a registered trademark of National Semiconductor Corporation.




Table of Contents

1.0 Pin Descriptions	_
1.1 SERIAL MANAGEMENT INTERFACE	
1.2 MAC DATA INTERFACE	_
1.3 CLOCK INTERFACE	
1.4 LED INTERFACE	-
1.5 RESET	-
1.6 STRAP OPTIONS	
1.7 10 MB/S AND 100 MB/S PMD INTERFACE	
1.8 SPECIAL CONNECTIONS	
1.9 POWER SUPPLY PINS	
1.10 PACKAGE PIN ASSIGNMENTS	 . 13
2.0 Configuration	
2.1 AUTO-NEGOTIATION	 . 14
2.1.1 Auto-Negotiation Pin Control	 . 14
2.1.2 Auto-Negotiation Register Control	
2.1.3 Auto-Negotiation Parallel Detection	
2.1.4 Auto-Negotiation Restart	
2.1.5 Auto-Negotiation Complete Time	
2.13 Auto-Negotiation Complete Time	
2.3 PHY ADDRESS	
2.3.1 MII Isolate Mode	
	_
2.4 LED INTERFACE	
2.4.1 LED	
2.4.2 LED Direct Control	
2.5 HALF DUPLEX VS. FULL DUPLEX	
2.6 INTERNAL LOOPBACK	 . 18
2.7 BIST	 . 18
3.0 Functional Description	 19
3.1 MII INTERFACE	 . 19
3.1.1 Nibble-wide MII Data Interface	 . 19
3.1.2 Collision Detect	
3.1.3 Carrier Sense	
3.2 802.3U MII SERIAL MANAGEMENT INTERFACE	
3.2.1 Serial Management Register Access	
3.2.2 Serial Management Access Protocol	
3.2.3 Serial Management Preamble Suppression	
4.0 Architecture	
4.1 100BASE-TX TRANSMITTER	
4.1.1 Code-group Encoding and Injection	
4.1.2 Scrambler	
4.1.3 NRZ to NRZI Encoder	 . 23
4.1.4 Binary to MLT-3 Convertor	 . 23
4.2 100BASE-TX RECEIVER	 . 23
4.2.1 Analog Front End	 . 23
4.2.2 Digital Signal Processor	
4.2.2.1 Digital Adaptive Equalization and Gain Control	
4.2.2.2 Base Line Wander Compensation	
4.2.3 Signal Detect	
4.2.4 MLT-3 to NRZI Decoder	
4.2.5 NRZI to NRZ	
4.2.6 Serial to Parallel	_
·	
4.2.7 Descrambler	
4.2.8 Code-group Alignment	
4.2.9 4B/5B Decoder	
4.2.10 100BASE-TX Link Integrity Monitor	
4.2.11 Bad SSD Detection	 . 27

4.3 10BASE-T TRANSCEIVER MODULE	27
4.3.1 Operational Modes	
4.3.2 Smart Squelch	
4.3.3 Collision Detection and SQE	
4.3.4 Carrier Sense	
4.3.5 Normal Link Pulse Detection/Generation	
4.3.6 Jabber Function	
4.3.7 Automatic Link Polarity Detection and Correction	
4.3.8 Transmit and Receive Filtering	
4.3.9 Transmitter	
4.3.10 Receiver	
5.0 Design Guidelines	
5.2 ESD PROTECTION	
5.3 CLOCK IN (X1) REQUIREMENTS	
5.4 POWER FEEDBACK CIRCUIT	
5.5 POWER DOWN	
5.6 ENERGY DETECT MODE	
6.0 Reset Operation	
6.1 HARDWARE RESET	32
6.2 SOFTWARE RESET	
7.0 Register Block	.33
7.1 REGISTER DEFINITION	35
7.1.1 Basic Mode Control Register (BMCR)	
7.1.2 Basic Mode Status Register (BMSR)	
7.1.3 PHY Identifier Register #1 (PHYIDR1)	
7.1.4 PHY Identifier Register #2 (PHYIDR2)	
7.1.5 Auto-Negotiation Advertisement Register (ANAR)	
7.1.6 Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page)	
7.1.7 Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page)	
7.1.8 Auto-Negotiate Expansion Register (ANER)	42
7.1.9 Auto-Negotiation Next Page Transmit Register (ANNPTR)	
7.0 EVIENDED DECICIEDO	43
7.2 EXTENDED REGISTERS	44
7.2 EXTENDED REGISTERS	44 44
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR)	44 44 46
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR)	44 44 46 46
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR)	44 44 46 46 47
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR)	44 44 46 46 47 48
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR)	44 44 46 46 47 48
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR)	44 44 46 46 47 48 49 51
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1)	44 44 46 46 47 48 49 51
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR)	44 44 46 46 47 48 49 51 52
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1)	44 44 46 46 47 48 49 51 52 53
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS	44 44 46 46 47 48 49 51 52 53 54 56
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS	44 44 46 46 47 48 49 51 52 53 54 56
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing	44 44 46 46 47 48 49 51 52 53 . 54 54 56 57
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing 8.2.3 MII Serial Management Timing	44 44 46 46 47 48 49 51 52 53 . 54 56 56 57
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing 8.2.3 MII Serial Management Timing 8.2.4 100 Mb/s MII Transmit Timing	44 44 46 46 47 48 49 51 52 53 . 54 56 56 57 58
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing 8.2.3 MII Serial Management Timing 8.2.4 100 Mb/s MII Transmit Timing 8.2.5 100 Mb/s MII Receive Timing	44 44 46 46 47 48 49 51 52 53 .54 56 56 57 58 59
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing 8.2.3 MII Serial Management Timing 8.2.4 100 Mb/s MII Transmit Timing 8.2.5 100 Mb/s MII Receive Timing 8.2.6 100BASE-TX Transmit Packet Latency Timing	44 44 46 46 47 48 49 51 55 53 .54 56 56 57 58 59
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing 8.2.3 MII Serial Management Timing 8.2.4 100 Mb/s MII Transmit Timing 8.2.5 100 Mb/s MII Receive Timing 8.2.6 100BASE-TX Transmit Packet Latency Timing 8.2.7 100BASE-TX Transmit Packet Deassertion Timing	44 44 46 46 47 48 49 51 52 53 .54 56 57 58 59 60
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing 8.2.3 MII Serial Management Timing 8.2.4 100 Mb/s MII Transmit Timing 8.2.5 100 Mb/s MII Receive Timing 8.2.6 100BASE-TX Transmit Packet Latency Timing 8.2.7 100BASE-TX Transmit Packet Deassertion Timing 8.2.8 100BASE-TX Transmit Timing (tR/F & Jitter)	44 44 46 46 47 48 49 51 52 53 .54 56 57 58 59 60 61
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing 8.2.2 Reset Timing 8.2.3 MII Serial Management Timing 8.2.4 100 Mb/s MII Transmit Timing 8.2.5 100 Mb/s MII Receive Timing 8.2.6 100BASE-TX Transmit Packet Latency Timing 8.2.7 100BASE-TX Transmit Tacket Deassertion Timing 8.2.8 100BASE-TX Transmit Timing (tR/F & Jitter) 8.2.9 100BASE-TX Receive Packet Latency Timing	44 44 46 46 47 48 49 51 52 53 .54 56 57 58 59 60 61 62
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing 8.2.3 MII Serial Management Timing 8.2.4 100 Mb/s MII Transmit Timing 8.2.5 100 Mb/s MII Receive Timing 8.2.6 100BASE-TX Transmit Packet Latency Timing 8.2.7 100BASE-TX Transmit Packet Deassertion Timing 8.2.8 100BASE-TX Receive Packet Latency Timing 8.2.9 100BASE-TX Receive Packet Latency Timing 8.2.10 100BASE-TX Receive Packet Latency Timing	44 44 46 46 47 48 49 51 52 53 .54 56 57 58 59 60 61 62 62
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing 8.2.3 MII Serial Management Timing 8.2.4 100 Mb/s MII Transmit Timing 8.2.5 100 Mb/s MII Receive Timing 8.2.6 100BASE-TX Transmit Packet Latency Timing 8.2.7 100BASE-TX Transmit Packet Deassertion Timing 8.2.8 100BASE-TX Transmit Timing (tR/F & Jitter) 8.2.9 100BASE-TX Receive Packet Latency Timing 8.2.10 100BASE-TX Receive Packet Latency Timing 8.2.11 10 Mb/s MII Transmit Timing	44 44 46 46 47 48 49 51 52 53 54 55 56 57 58 59 60 61 62 63
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing 8.2.3 MII Serial Management Timing 8.2.4 100 Mb/s MII Transmit Timing 8.2.5 100 Mb/s MII Receive Timing 8.2.6 100BASE-TX Transmit Packet Latency Timing 8.2.7 100BASE-TX Transmit Packet Deassertion Timing 8.2.8 100BASE-TX Transmit Timing (IR/F & Jitter) 8.2.9 100BASE-TX Receive Packet Latency Timing 8.2.10 100BASE-TX Receive Packet Latency Timing 8.2.11 10 Mb/s MII Transmit Timing	44 44 46 46 47 48 49 51 52 53 54 55 56 57 58 59 60 61 62 63 63
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing 8.2.3 MII Serial Management Timing 8.2.4 100 Mb/s MII Transmit Timing 8.2.5 100 Mb/s MII Receive Timing 8.2.6 100BASE-TX Transmit Packet Latency Timing 8.2.7 100BASE-TX Transmit Timing (tR/F & Jitter) 8.2.9 100BASE-TX Receive Packet Latency Timing 8.2.11 10 Mb/s MII Transmit Timing 8.2.11 10 Mb/s MII Receive Timing 8.2.13 10BASE-TT Transmit Timing (Start of Packet)	44 44 46 46 47 48 49 51 52 53 54 55 56 57 58 59 60 61 62 63 63 64
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing 8.2.3 MII Serial Management Timing 8.2.4 100 Mb/s MII Transmit Timing 8.2.5 100 Mb/s MII Receive Timing 8.2.6 100BASE-TX Transmit Packet Latency Timing 8.2.7 100BASE-TX Transmit Tacket Deassertion Timing 8.2.8 100BASE-TX Transmit Timing (RIF & Jitter) 8.2.9 100BASE-TX Receive Packet Latency Timing 8.2.10 100BASE-TX Receive Packet Deassertion Timing 8.2.11 10 Mb/s MII Transmit Timing (Start of Packet) 8.2.11 10 Mb/s MII Receive Timing	44 44 46 46 47 48 49 51 52 53 54 55 55 55 55 56 61 62 63 64 64
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.3 MII Serial Management Timing 8.2.4 100 Mb/s MII Transmit Timing 8.2.5 100 Mb/s MII Receive Timing 8.2.6 100BASE-TX Transmit Packet Latency Timing 8.2.7 100BASE-TX Transmit Timing (R/R & Jitter) 8.2.9 100BASE-TX Receive Packet Latency Timing 8.2.10 100BASE-TX Receive Packet Latency Timing 8.2.11 10 Mb/s MII Transmit Timing (R/R & Jitter) 8.2.11 10 Mb/s MII Transmit Timing (Start of Packet) 8.2.14 10BASE-T Transmit Timing (Start of Packet) 8.2.15 10BASE-T Receive Timing (End of Packet) 8.2.15 10BASE-T Receive Timing (Start of Packet)	44 44 46 46 47 48 49 51 52 53 54 55 55 55 55 66 61 62 63 64 64 66 65
7.2 EXTENDED REGISTERS 7.2.1 PHY Status Register (PHYSTS) 7.2.2 False Carrier Sense Counter Register (FCSCR) 7.2.3 Receiver Error Counter Register (RECR) 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) 7.2.5 LED Direct Control Register (LEDCR) 7.2.6 PHY Control Register (PHYCR) 7.2.7 10Base-T Status/Control Register (10BTSCR) 7.2.8 CD Test and BIST Extensions Register (CDCTRL1) 7.2.9 Energy Detect Control (EDCR) 8.0 Electrical Specifications 8.1 DC SPECS 8.2 AC SPECS 8.2 AC SPECS 8.2.1 Power Up Timing 8.2.2 Reset Timing 8.2.3 MII Serial Management Timing 8.2.4 100 Mb/s MII Transmit Timing 8.2.5 100 Mb/s MII Receive Timing 8.2.6 100BASE-TX Transmit Packet Latency Timing 8.2.7 100BASE-TX Transmit Tacket Deassertion Timing 8.2.8 100BASE-TX Transmit Timing (RIF & Jitter) 8.2.9 100BASE-TX Receive Packet Latency Timing 8.2.10 100BASE-TX Receive Packet Deassertion Timing 8.2.11 10 Mb/s MII Transmit Timing (Start of Packet) 8.2.11 10 Mb/s MII Receive Timing	44 44 46 46 47 48 49 51 52 53 54 55 55 55 56 61 62 63 64 64 65 65

8.2.18	10 Mb/s Jabber Timing	66
8.2.19	10BASE-T Normal Link Pulse Timing	67
8.2.20	Auto-Negotiation Fast Link Pulse (FLP) Timing	67
8.2.21	100BASE-TX Signal Detect Timing	68
8.2.22	100 Mb/s Internal Loopback Timing	68
8.2.23	10 Mb/s Internal Loopback Timing	69
8.2.24	Isolation Timing	70


List of Figures

Figure 1. DP83848J Functional Block Diagram	
Figure 2. PHYAD Strapping Example	
Figure 3. AN Strapping and LED Loading Example	
Figure 4. Typical MDC/MDIO Read Operation	2
Figure 5. Typical MDC/MDIO Write Operation	2
Figure 6. 100BASE-TX Transmit Block Diagram	2 [.]
Figure 8. EIA/TIA Attenuation vs. Frequency for 0, 50, 100, 130 & 150 meters of CAT 5 cable	2
Figure 7. 100BASE-TX Receive Block Diagram	2
Figure 9. 100BASE-TX BLW Event	2
Figure 10. 10BASE-T Twisted Pair Smart Squelch Operation	2
Figure 11. 10/100 Mb/s Twisted Pair Interface	3
Figure 12. Crystal Oscillator Circuit	3
Figure 13. Power Feedback Connection	3:

List of Tables

Table 1. Auto-Negotiation Modes in DP83848J	14
Table 2. PHY Address Mapping	16
Table 3. LED Mode Select for DP83848J	17
Table 4. Typical MDIO Frame Format	20
Table 5. 4B5B Code-Group Encoding/Decoding	22
Table 6. 25 MHz Oscillator Specification	
Table 7. 25 MHz Crystal Specification	31
Table 8. Register Map	33
Table 9. Register Table	34
Table 10. Basic Mode Control Register (BMCR), address 0x00	36
Table 11. Basic Mode Status Register (BMSR), address 0x01	
Table 12. PHY Identifier Register #1 (PHYIDR1), address 0x02	39
Table 13. PHY Identifier Register #2 (PHYIDR2), address 0x03	39
Table 14. Negotiation Advertisement Register (ANAR), address 0x04	
Table 15. Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page), address 0x05	41
Table 16. Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page), address 0x05	42
Table 17. Auto-Negotiate Expansion Register (ANER), address 0x06	
Table 18. Auto-Negotiation Next Page Transmit Register (ANNPTR), address 0x07	43
Table 19. PHY Status Register (PHYSTS), address 0x10	
Table 20. False Carrier Sense Counter Register (FCSCR), address 0x14	
Table 21. Receiver Error Counter Register (RECR), address 0x15	
Table 22. 100 Mb/s PCS Configuration and Status Register (PCSR), address 0x16	47
Table 23. LED Direct Control Register (LEDCR), address 0x18	48
Table 24. PHY Control Register (PHYCR), address 0x19	
Table 25. 10Base-T Status/Control Register (10BTSCR), address 0x1A	51
Table 26. CD Test and BIST Extensions Register (CDCTRL1), address 0x1B	
Table 27. Energy Detect Control (EDCR), address 0x1D	53

Pin Layout for DP83848J



Top View Order Number DP83848J NS Package Number NSQAU040

1.0 Pin Descriptions

The DP83848J pins are classified into the following interface categories (each interface is described in the sections that follow):

- Serial Management Interface
- MAC Data Interface
- Clock Interface
- LED Interface
- Reset
- Strap Options
- 10/100 Mb/s PMD Interface
- Special Connect Pins
- Power and Ground pins

Note: Strapping pin option. Please see Section 1.6 for strap definitions.

All DP83848J signal pins are I/O cells regardless of the particular use. The definitions below define the functionality of the I/O cells for each pin.

Type: I Input
Type: O Output
Type: I/O Input/Output

Type: PD,PU Internal Pulldown/Pullup

Type: S Strapping Pin (All strap pins have weak in-

ternal pull-ups or pull-downs. If the default strap value is needed to be changed then an external 2.2 $k\Omega$ resistor should be used. Please see Section 1.6 for details.)

1.1 SERIAL MANAGEMENT INTERFACE

Signal Name	Туре	Pin#	Description
MDC	I	25	MANAGEMENT DATA CLOCK: Synchronous clock to the MDIO management data input/output serial interface which may be asynchronous to transmit and receive clocks. The maximum clock rate is 25 MHz with no minimum clock rate.
MDIO	I/O	24	MANAGEMENT DATA I/O: Bi-directional management instruction/data signal that may be sourced by the station management entity or the PHY. This pin requires a 1.5 k Ω pullup resistor.

1.2 MAC DATA INTERFACE

Signal Name	Туре	Pin#	Description
TX_CLK	0	2	MII TRANSMIT CLOCK: 25 MHz Transmit clock output in 100 Mb/s mode or 2.5 MHz in 10 Mb/s mode derived from the 25 MHz reference clock.
TX_EN	I, PD	3	MII TRANSMIT ENABLE: Active high input indicates the presence of valid data inputs on TXD[3:0].
TXD_0	ı	4	MII TRANSMIT DATA: Transmit data MII input pins, TXD[3:0],
TXD_1		5	that accept data synchronous to the TX_CLK (2.5 MHz in 10 Mb/s mode or 25 MHz in 100 Mb/s mode).
TXD_2		6	mode of 25 Mil 12 III 100 Mib/s mode).
TXD_3	I, PD	7	
RX_CLK	0	31	MII RECEIVE CLOCK: Provides the 25 MHz recovered receive clocks for 100 Mb/s mode and 2.5 MHz for 10 Mb/s mode.
RX_DV	O, PD	32	MII RECEIVE DATA VALID: Asserted high to indicate that valid data is present on the corresponding RXD[3:0].
RX_ER	S, O, PU	34	MII RECEIVE ERROR: Asserted high synchronously to RX_CLK to indicate that an invalid symbol has been detected within a received packet in 100 Mb/s mode.
RXD_0	S, O, PD	36	MII RECEIVE DATA: Nibble wide receive data signals driven syn-
RXD_1		37	chronously to the RX_CLK, 25 MHz for 100 Mb/s mode, 2.5 MHz for 10 Mb/s mode). RXD[3:0] signals contain valid data when
RXD_2		38	RX_DV is asserted.
RXD_3		39	
CRS/LED_CFG	S, O, PU	33	MII CARRIER SENSE: Asserted high to indicate the receive medium is non-idle.

Signal Name	Туре	Pin#	Description
COL	S, O, PU	35	MII COLLISION DETECT: Asserted high to indicate detection of a collision condition (simultaneous transmit and receive activity) in 10 Mb/s and 100 Mb/s Half Duplex Modes.
			While in 10BASE-T Half Duplex mode with heartbeat enabled this pin is also asserted for a duration of approximately $1\mu s$ at the end of transmission to indicate heartbeat (SQE test).
			In Full Duplex Mode, for 10 Mb/s or 100 Mb/s operation, this signal is always logic 0. There is no heartbeat function during 10 Mb/s full duplex operation.

1.3 CLOCK INTERFACE

Signal Name	Туре	Pin#	Description
X1	ı	28	CRYSTAL/OSCILLATOR INPUT: This pin is the primary clock reference input for the DP83848J and must be connected to a 25 MHz 0.005% (±50 ppm) clock source. The DP83848J supports either an external crystal resonator connected across pins X1 and X2, or an external CMOS-level oscillator source connected to pin X1 only.
X2	0	27	CRYSTAL OUTPUT: This pin is the primary clock reference output to connect to an external 25 MHz crystal resonator device. This pin must be left unconnected if an external CMOS oscillator clock source is used.

1.4 LED INTERFACE

See Table 3 for LED Mode Selection.

Signal Name	Туре	Pin#	Description
LED_LINK	S, O, PU	22	LINK LED: In Mode 1, this pin indicates the status of the LINK. The LED will be ON when Link is good.
			LINK/ACT LED: In Mode 2, this pin indicates transmit and receive activity in addition to the status of the Link. The LED will be ON when Link is good. It will blink when the transmitter or receiver is active.
LED_SPEED	S, O, PU	21	SPEED LED: This LED is ON when DP83848J is in 100Mb/s and OFF when DP83848J is in 10Mb/s. Functionality of this LED is independent of the mode selected.

1.5 RESET

Signal Name	Туре	Pin #	Description
RESET_N	I, PU	23	RESET: Active Low input that initializes or re-initializes the DP83848J. Asserting this pin low for at least 1 μ s will force a reset process to occur. All internal registers will re-initialize to their default states as specified for each bit in the Register Block section. All strap options are re-initialized as well.

10

www.national.com

1.6 STRAP OPTIONS

values of these pins are sampled during reset and used to strap the device into specific modes of operation. The strap option pin assignments are defined below. The functional pin name is indicated in parentheses.

DP83848J uses many functional pins as strap options. The $A 2.2 \text{ k}\Omega$ resistor should be used for pull-down or pull-up to change the default strap option. If the default option is required, then there is no need for external pull-up or pull down resistors. Since these pins may have alternate functions after reset is deasserted, they should not be connected directly to VCC or GND.

Signal Name	Type	Pin#				Description	
PHYAD0 (COL) PHYAD1 (RXD_0) PHYAD2 (RXD_1) PHYAD3 (RXD_2) PHYAD4 (RXD_3) AN0 (LED_LINK) AN1 (LED_SPEED)	S, O, PU S, O, PD S, O, PU S, O, PU	35 36 37 38 39	PHY ADDRESS [4:0]: The DP83848J provides five PHY address pins, the state of which are latched into the PHYCTRL register at system Hardware-Reset. The DP83848J supports PHY Address strapping values 0 (<00000>) through 31 (<11111>). A PHY Address of 0 puts the part into the MII Isolate Mode. The MII isolate mode must be selected by strapping Phy Address 0; changing to Address 0 by register write will not put the Phy in the MII isolate mode. Please refet to section 2.3 for additional information. PHYAD0 pin has weak internal pull-up resistor. PHYAD[4:1] pins have weak internal pull-down resistors. These input pins control the advertised operating mode of the device according to the following table. The value on these pins are set by connecting them to GND (0) or V_{CC} (1) through 2.2 k Ω resistors. These pins should NEVER be connected directly to GND or VCC. The value set at this input is latched into the DP83848J at Hardware-Reset. The float/pull-down status of these pins are latched into the Basim Mode Control Register and the Auto_Negotiation Advertisement Register during Hardware-Reset. The default for DP83848J is 11 since these pins have an internal pull-up.			s the pe se-y regrefer The de-s are Ω re-y to Hard-Basic ement	
			Г	AN1	AN0	Advertised Mode	
				0	0	10BASE-T, Half/Full-Duplex	
				0	1	100BASE-TX, Half/Full-Duplex	
				1	0	10BASE-T, Half-Duplex	
				-		100BASE-TX, Half-Duplex	
				1	1	10BASE-T, Half/Full-Duplex 100BASE-TX, Half/Full-Duplex	
LED_CFG (CRS)	S, O, PU	33	mode of opera Mode 2 can b	ation on the contract of the c	of the LE trolled \	This strapping option determines ED pins. Default is Mode 1. Mode 1 via the strap option. All modes are	1 and
			figurable via register access.				
MDIX_EN (RX_ER)	S, O, PU	34	SeeTable 3 for LED Mode Selection. MDIX ENABLE: Default is to enable MDIX. This strapping option disables Auto-MDIX. An external pull-down will disable Auto-MDIX mode.				

1.7 10 MB/S AND 100 MB/S PMD INTERFACE

Signal Name	Туре	Pin#	Description
TD-, TD+	I/O	14, 15	Differential common driver transmit output (PMD Output Pair). These differential outputs are automatically configured to either 10BASE-T or 100BASE-TX signaling.
			In Auto-MDIX mode of operation, this pair can be used as the Receive Input pair.
			These pins require 3.3V bias for operation.
RD-, RD+	I/O	11, 12	Differential receive input (PMD Input Pair). These differential inputs are automatically configured to accept either 100BASE-TX or 10BASE-T signaling.
			In Auto-MDIX mode of operation, this pair can be used as the Transmit Output pair.
			These pins require 3.3V bias for operation.

1.8 SPECIAL CONNECTIONS

Signal Name	Туре	Pin#	Description
RBIAS	I	20	Bias Resistor Connection. A 4.87 k Ω 1% resistor should be connected from RBIAS to GND.
PFBOUT	0	19	Power Feedback Output. Parallel caps, 10μ F (Tantalum preferred) and 0.1μ F, should be placed close to the PFBOUT. Connect this pin to PFBIN1 (pin 16) and PFBIN2 (pin 30). See Section 5.4 for proper placement pin.
PFBIN1 PFBIN2	I	16 30	Power Feedback Input. These pins are fed with power from PFBOUT pin. A small capacitor of $0.1\mu F$ should be connected close to each pin.
			Note: Do not supply power to these pins other than from PFBOUT.
RESERVED	I/O	8,9,10	RESERVED: These pins must be left unconnected.

1.9 POWER SUPPLY PINS

Signal Name	Pin #	Description
IOVDD33	1, 26	I/O 3.3V Supply
IOGND	40	I/O Ground
DGND	29	Digital Ground
AVDD33	18	Analog 3.3V Supply
AGND	13, 17	Analog Ground

1.10 PACKAGE PIN ASSIGNMENTS

NSQAU040	Pin Name	
Pin#	(DP83848J)	
1	IO_VDD	
2	TX_CLK	
3	TX_EN	
4	TXD_0	
5	TXD_1	
6	TXD_2	
7	TXD_3	
8	RESERVED	
9	RESERVED	
10	RESERVED	
11	RD-	
12	RD+	
13	AGND	
14	TD -	
15	TD+	
16	PFBIN1	
17	AGND	
18	AVDD33	
19	PFBOUT	
20	RBIAS	
21	LED_SPEED/AN1	
22	LED_LINK/AN0	
23	RESET_N	
24	MDIO	
25	MDC	
26	IOVDD33	
27	X2	
28	X1	
29	DGND	
30	PFBIN2	
31	RX_CLK	
32	RX_DV	
33	CRS/LED_CFG	
34	RX_ER/MDIX_EN	
35	COL/PHYAD0	
36	RXD_0/PHYAD1	
37	RXD_1/PHYAD2	
38	RXD_2/PHYAD3	
39	RXD_3/PHYAD4	
40	IOGND	

2.0 Configuration

This section includes information on the various configuration options available with the DP83848J. The configuration options described below include:

- Auto-Negotiation
- PHY Address and LED
- Half Duplex vs. Full Duplex
- Isolate mode
- Loopback mode
- BIST

2.1 AUTO-NEGOTIATION

The Auto-Negotiation function provides a mechanism for exchanging configuration information between two ends of a link segment and automatically selecting the highest performance mode of operation supported by both devices. Fast Link Pulse (FLP) Bursts provide the signalling used to communicate Auto-Negotiation abilities between two devices at each end of a link segment. For further detail regarding Auto-Negotiation, refer to Clause 28 of the IEEE 802.3u specification. The DP83848J supports four different Ethernet protocols (10 Mb/s Half Duplex, 10 Mb/s Full Duplex, 100 Mb/s Half Duplex, and 100 Mb/s Full Duplex), so the inclusion of Auto-Negotiation ensures that the highest performance protocol will be selected based on the advertised ability of the Link Partner. In DP83848J, the Auto-Negotiation function can be controlled either by internal register access or by the use of AN0 and AN1 pins.

2.1.1 Auto-Negotiation Pin Control

The state of AN0 and AN1 pins determine the specific mode advertised by the device as given in Table 1.. The state of AN0 and AN1 pins, upon power-up/reset, determines the state of bits [8:5] of the ANAR register.

The Auto-Negotiation function selected at power-up or reset can be changed at any time by writing to the Basic Mode Control Register (BMCR) at address 0x00h

Table 1. Auto-Negotiation Modes in DP83848J

AN1	AN0	Advertised Mode	
0	0	10BASE-T, Half/Full-Duplex	
0	1	100BASE-TX, Half/Full-Duplex	
1	0	10BASE-T, Half-Duplex	
		100BASE-TX, Half-Duplex	
1	1	10BASE-T, Half/Full-Duplex	
		100BASE-TX, Half/Full-Duplex	

2.1.2 Auto-Negotiation Register Control

When Auto-Negotiation is enabled, the DP83848J transmits the abilities programmed into the Auto-Negotiation Advertisement register (ANAR) at address 04h via FLP Bursts. Any combination of 10 Mb/s, 100 Mb/s, Half-Duplex, and Full Duplex modes may be selected.

Auto-Negotiation Priority Resolution:

- (1) 100BASE-TX Full Duplex (Highest Priority)
- (2) 100BASE-TX Half Duplex
- (3) 10BASE-T Full Duplex
- (4) 10BASE-T Half Duplex (Lowest Priority)

The Basic Mode Control Register (BMCR) at address 00h provides control for enabling, disabling, and restarting the Auto-Negotiation process. When Auto-Negotiation is disabled, the Speed Selection bit in the BMCR controls switching between 10 Mb/s or 100 Mb/s operation, and the Duplex Mode bit controls switching between full duplex operation and half duplex operation. The Speed Selection and Duplex Mode bits have no effect on the mode of operation when the Auto-Negotiation Enable bit is set.

The Link Speed can be examined through the PHY Status Register (PHYSTS) at address 10h after a Link is achieved.

The Basic Mode Status Register (BMSR) indicates the set of available abilities for technology types, Auto-Negotiation ability, and Extended Register Capability. These bits are permanently set to indicate the full functionality of the DP83848J (only the 100BASE-T4 bit is not set since the DP83848J does not support that function).

The BMSR also provides status on:

- Completion of Auto-Negotiation
- Occurrence of a remote fault as advertised by the Link Partner
- Establishment of a valid link
- Support for Management Frame Preamble suppression

The Auto-Negotiation Advertisement Register (ANAR) indicates the Auto-Negotiation abilities to be advertised by the DP83848J. All available abilities are transmitted by default, but any ability can be suppressed by writing to the ANAR. Updating the ANAR to suppress an ability is one way for a management agent to change (restrict) the technology that is used.

The Auto-Negotiation Link Partner Ability Register (ANLPAR) at address 05h is used to receive the base link code word as well as all next page code words during the negotiation. Furthermore, the ANLPAR will be updated to either 0081h or 0021h for parallel detection to either 100 Mb/s or 10 Mb/s respectively.

The Auto-Negotiation Expansion Register (ANER) indicates additional Auto-Negotiation status. The ANER provides status on:

- Occurrence of a Parallel Detect Fault
- Next Page function support by the Link Partner
- Next page support function by DP83848J

- Reception of the current page that is exchanged by Auto-Negotiation
- Auto-Negotiation support by the Link Partner

2.1.3 Auto-Negotiation Parallel Detection

The DP83848J supports the Parallel Detection function as defined in the IEEE 802.3u specification. Parallel Detection requires both the 10 Mb/s and 100 Mb/s receivers to monitor the receive signal and report link status to the Auto-Negotiation function. Auto-Negotiation uses this information to configure the correct technology in the event that the Link Partner does not support Auto-Negotiation but is transmitting link signals that the 100BASE-TX or 10BASE-T PMAs recognize as valid link signals.

If the DP83848J completes Auto-Negotiation as a result of Parallel Detection, bit 5 or bit 7 within the ANLPAR register will be set to reflect the mode of operation present in the Link Partner. Note that bits 4:0 of the ANLPAR will also be set to 00001 based on a successful parallel detection to indicate a valid 802.3 selector field. Software may determine that negotiation completed via Parallel Detection by reading a zero in the Link Partner Auto-Negotiation Able bit once the Auto-Negotiation Complete bit is set. If configured for parallel detect mode and any condition other than a single good link occurs then the parallel detect fault bit will be set.

2.1.4 Auto-Negotiation Restart

Once Auto-Negotiation has completed, it may be restarted at any time by setting bit 9 (Restart Auto-Negotiation) of the BMCR to one. If the mode configured by a successful Auto-Negotiation loses a valid link, then the Auto-Negotiation process will resume and attempt to determine the configuration for the link. This function ensures that a valid configuration is maintained if the cable becomes disconnected.

A renegotiation request from any entity, such as a management agent, will cause the DP83848J to halt any transmit data and link pulse activity until the break_link_timer expires (~1500 ms). Consequently, the Link Partner will go into link fail and normal Auto-Negotiation resumes. The DP83848J will resume Auto-Negotiation after the break_link_timer has expired by issuing FLP (Fast Link Pulse) bursts.

2.1.5 Auto-Negotiation Complete Time

Parallel detection and Auto-Negotiation take approximately 2-3 seconds to complete. In addition, Auto-Negotiation with next page should take approximately 2-3 seconds to complete, depending on the number of next pages sent.

Refer to Clause 28 of the IEEE 802.3u standard for a full description of the individual timers related to Auto-Negotiation

2.2 AUTO-MDIX

When enabled, this function utilizes Auto-Negotiation to determine the proper configuration for transmission and reception of data and subsequently selects the appropriate MDI pair for MDI/MDIX operation. The function uses a random seed to control switching of the crossover circuitry. This implementation complies with the corresponding IEEE 802.3 Auto-Negotiation and Crossover Specifications.

Auto-MDIX is enabled by default and can be configured via strap or via PHYCR (0x19h) register, bits [15:14].

Neither Auto-Negotiation nor Auto-MDIX is required to be enabled in forcing crossover of the MDI pairs. Forced crossover can be achieved through the FORCE_MDIX bit, bit 14 of PHYCR (0x19h) register.

Note: Auto-MDIX will not work in a forced mode of operation.

2.3 PHY ADDRESS

The 5 PHY address inputs pins are shared with the RXD[3:0] pins and COL pin as shown below.

Table 2. PHY Address Mapping

Pin #	PHYAD Function	RXD Function
35	PHYAD0	COL
36	PHYAD1	RXD_0
37	PHYAD2	RXD_1
38	PHYAD3	RXD_2
39	PHYAD4	RXD_3

The DP83848J can be set to respond to any of 32 possible PHY addresses via strap pins. The information is latched into the PHYCR register (address 19h, bits [4:0]) at device power-up and hardware reset. The PHY Address pins are shared with the RXD and COL pins. Each DP83848J or port sharing an MDIO bus in a system must have a unique physical address.

The DP83848J supports PHY Address strapping values 0 (<00000>) through 31 (<11111>). Strapping PHY Address 0 puts the part into Isolate Mode. It should also be noted that selecting PHY Address 0 via an MDIO write to PHYCR will not put the device in Isolate Mode. See Section 2.3.1 for more information.

For further detail relating to the latch-in timing requirements of the PHY Address pins, as well as the other hardware configuration pins, refer to the Reset summary in Section 6.0.

Since the PHYAD[0] pin has weak internal pull-up resistor and PHYAD[4:1] pins have weak internal pull-down resistors, the default setting for the PHY address is 00001 (01h).

Refer to Figure 2 for an example of a PHYAD connection to external components. In this example, the PHYAD strapping results in address 00011 (03h).

2.3.1 MII Isolate Mode

The DP83848J can be put into MII Isolate mode by writing to bit 10 of the BMCR register or by strapping in Physical Address 0. It should be noted that selecting Physical Address 0 via an MDIO write to PHYCR will not put the device in the MII isolate mode.

When in the MII isolate mode, the DP83848J does not respond to packet data present at TXD[3:0], TX_EN inputs and presents a high impedance on the TX_CLK, RX_CLK, RX_DV, RX_ER, RXD[3:0], COL, and CRS outputs. When in Isolate mode, the DP83848J will continue to respond to all management transactions.

While in Isolate mode, the PMD output pair will not transmit packet data but will continue to source 100BASE-TX scrambled idles or 10BASE-T normal link pulses.

The DP83848J can Auto-Negotiate or parallel detect to a specific technology depending on the receive signal at the PMD input pair. A valid link can be established for the receiver even when the DP83848J is in Isolate mode.




Figure 2. PHYAD Strapping Example

2.4 LED INTERFACE

The DP83848J supports configurable Light Emitting Diode (LED) pins for configuring the link and speed. The PHY Control Register (PHYCR) for the LED can also be selected through address 19h, bit [5].

See Table 3. for LED Mode selection of DP83848J.

Table 3. LED Mode Select for DP83848J

Mode	LED_CFG[0] (bit 5) or (pin 40)	LED_LINK	LED_SPEED
1	1		ON in 100Mb/s
		Link	OFF in 10Mb/s
		OFF for No Link	
2	0		ON in 100Mb/s
		Link	OFF in 10Mb/s
		BLINK for Activity	

The LED_LINK pin in Mode 1 indicates the link status of the port. In 100BASE-T mode, link is established as a result of input receive amplitude compliant with the TP-PMD specifications which will result in internal generation of signal detect. A 10 Mb/s Link is established as a result of the reception of at least seven consecutive normal Link Pulses or the reception of a valid 10BASE-T packet. This will cause the assertion of LED_LINK. LED_LINK will deassert in accordance with the Link Loss Timer as specified in the IEEE 802.3 specification.

The LED_LINK pin in Mode 1 will be OFF when no LINK is present.

The LED_LINK pin in Mode 2 will be ON to indicate Link is good and BLINK to indicate activity is present on either transmit or receive activity.

The LED_SPEED pin in DP83848J indicates 10 or 100 Mb/s data rate of the port. The standard CMOS driver goes high when operating in 100Mb/s operation. The functionality of this LED is independent of the mode selected.

Since these LED pins are also used as strap options, the polarity of the LED is dependent on whether the pin is pulled up or down.

2.4.1 LED

Since the Auto-Negotiation strap options share the LED output pins, the external components required for strapping

and LED usage must be considered in order to avoid contention.

Specifically, when the LED output is used to drive the LED directly, the active state of the output driver is dependent on the logic level sampled by the AN input upon power-up/reset. For example, if the AN input is resistively pulled low then the corresponding output will be configured as an active high driver. Conversely, if the AN input is resistively pulled high, then the corresponding output will be configured as an active low driver.

Refer to Figure 3 for an example of AN connection to external components. In this example, the AN strapping results in Auto-Negotiation with 10BASE-T Half-Duplex , 100BASE-TX, Half-Duplex advertised.

The adaptive nature of the LED output helps to simplify potential implementation issues of this dual purpose pin.




Figure 3. AN Strapping and LED Loading Example

2.4.2 LED Direct Control

The DP83848J provides another option to directly control the LED outputs through the LED Direct Control Register (LEDCR), address 18h. The register does not provide read access to the LED.

2.5 HALF DUPLEX VS. FULL DUPLEX

The DP83848J supports both half and full duplex operation at both 10 Mb/s and 100 Mb/s speeds.

Half-duplex relies on the CSMA/CD protocol to handle collisions and network access. In Half-Duplex mode, CRS responds to both transmit and receive activity in order to maintain compliance with the IEEE 802.3 specification.

Since the DP83848J is designed to support simultaneous transmit and receive activity, it is capable of supporting full-duplex switched applications with a throughput of up to 200 Mb/s per port when operating in 100BASE-TX mode. Because the CSMA/CD protocol does not apply to full-duplex operation, the DP83848J disables its own internal collision sensing and reporting functions and modifies the behavior of Carrier Sense (CRS) such that it indicates only receive activity. This allows a full-duplex capable MAC to operate properly.

All modes of operation (100BASE-TX and 10BASE-T) can run either half-duplex or full-duplex. Additionally, other than CRS and Collision reporting, all remaining MII signaling remains the same regardless of the selected duplex mode.

It is important to understand that while Auto-Negotiation with the use of Fast Link Pulse code words can interpret and configure to full-duplex operation, parallel detection can not recognize the difference between full and half-duplex from a fixed 10 Mb/s or 100 Mb/s link partner over twisted pair. As specified in the 802.3u specification, if a far-end link partner is configured to a forced full duplex 100BASE-TX ability, the parallel detection state machine in the partner would be unable to detect the full duplex capability of the far-end link partner. This link segment would negotiate to a half duplex 100BASE-TX configuration (same scenario for 10 Mb/s).

2.6 INTERNAL LOOPBACK

The DP83848J includes a Loopback Test mode for facilitating system diagnostics. The Loopback mode is selected through bit 14 (Loopback) of the Basic Mode Control Register (BMCR). Writing 1 to this bit enables MII transmit data to be routed to the MII receive outputs. Loopback status may be checked in bit 3 of the PHY Status Register (PHYSTS). While in Loopback mode the data will not be transmitted onto the media. To ensure that the desired operating mode is maintained, Auto-Negotiation should be disabled before selecting the Loopback mode.

2.7 BIST

The DP83848J incorporates an internal Built-in Self Test (BIST) circuit to accommodate in-circuit testing or diagnostics. The BIST circuit can be utilized to test the integrity of the transmit and receive data paths. BIST testing can be performed with the part in the internal loopback mode or externally looped back using a loopback cable fixture.

The BIST is implemented with independent transmit and receive paths, with the transmit block generating a continuous stream of a pseudo random sequence. The user can select a 9 bit or 15 bit pseudo random sequence from the PSR_15 bit in the PHY Control Register (PHYCR). The received data is compared to the generated pseudo-random data by the BIST Linear Feedback Shift Register (LFSR) to determine the BIST pass/fail status.

The pass/fail status of the BIST is stored in the BIST status bit in the PHYCR register. The status bit defaults to 0 (BIST fail) and will transition on a successful comparison. If an error (mis-compare) occurs, the status bit is latched and is cleared upon a subsequent write to the Start/Stop bit

For transmit VOD testing, the Packet BIST Continuous Mode can be used to allow continuous data transmission, setting BIST_CONT_MODE, bit 5, of CDCTRL1 (0x1Bh).

The number of BIST errors can be monitored through the BIST Error Count in the CDCTRL1 (0x1Bh), bits [15:8].

3.0 Functional Description

The DP83848J supports MII mode of operation using the MII interface pins. In the MII mode, the IEEE 802.3 serial management interface is operational for device configuration and status. The serial management interface of the MII allows for the configuration and control of multiple PHY devices, gathering of status, error information, and the determination of the type and capabilities of the attached PHY(s).

3.1 MII INTERFACE

The DP83848J incorporates the Media Independent Interface (MII) as specified in Clause 22 of the IEEE 802.3u standard. This interface may be used to connect PHY devices to a MAC in 10/100 Mb/s systems. This section describes the nibble wide MII data interface.

The nibble wide MII data interface consists of a receive bus and a transmit bus each with control signals to facilitate data transfer between the PHY and the upper layer (MAC).

3.1.1 Nibble-wide MII Data Interface

Clause 22 of the IEEE 802.3u specification defines the Media Independent Interface. This interface includes a dedicated receive bus and a dedicated transmit bus. These two data buses, along with various control and status signals, allow for the simultaneous exchange of data between the DP83848J and the upper layer agent (MAC).

The receive interface consists of a nibble wide data bus RXD[3:0], a receive error signal RX_ER, a receive data valid flag RX_DV, and a receive clock RX_CLK for synchronous transfer of the data. The receive clock operates at either 2.5 MHz to support 10 Mb/s operation modes or at 25 MHz to support 100 Mb/s operational modes.

The transmit interface consists of a nibble wide data bus TXD[3:0], a transmit enable control signal TX_EN, and a transmit clock TX_CLK which runs at either 2.5 MHz or 25 MHz.

Additionally, the MII includes the carrier sense signal CRS, as well as a collision detect signal COL. The CRS signal asserts to indicate the reception of data from the network or as a function of transmit data in Half Duplex mode. The COL signal asserts as an indication of a collision which can occur during half-duplex operation when both a transmit and receive operation occur simultaneously.

3.1.2 Collision Detect

For Half Duplex, a 10BASE-T or 100BASE-TX collision is detected when the receive and transmit channels are active simultaneously. Collisions are reported by the COL signal on the MII.

If the DP83848J is transmitting in 10 Mb/s mode when a collision is detected, the collision is not reported until seven bits have been received while in the collision state. This prevents a collision being reported incorrectly due to noise on the network. The COL signal remains set for the duration of the collision.

If a collision occurs during a receive operation, it is immediately reported by the COL signal.

When heartbeat is enabled (only applicable to 10 Mb/s operation), approximately $1\mu s$ after the transmission of each packet, a Signal Quality Error (SQE) signal of approximately 10 bit times is generated (internally) to indicate successful transmission. SQE is reported as a pulse on the COL signal of the MII.

3.1.3 Carrier Sense

Carrier Sense (CRS) is asserted due to receive activity, once valid data is detected via the squelch function during 10 Mb/s operation. During 100 Mb/s operation CRS is asserted when a valid link (SD) and two non-contiguous zeros are detected on the line.

For 10 or 100 Mb/s Half Duplex operation, CRS is asserted during either packet transmission or reception.

For 10 or 100 Mb/s Full Duplex operation, CRS is asserted only due to receive activity.

CRS is deasserted following an end of packet.

3.2 802.3U MII SERIAL MANAGEMENT INTER-FACE

3.2.1 Serial Management Register Access

The serial management MII specification defines a set of thirty-two 16-bit status and control registers that are accessible through the management interface pins MDC and MDIO. The DP83848J implements all the required MII registers as well as several optional registers. These registers are fully described in Section 7.0. A description of the serial management access protocol follows.

3.2.2 Serial Management Access Protocol

The serial control interface consists of two pins, Management Data Clock (MDC) and Management Data Input/Output (MDIO). MDC has a maximum clock rate of 25 MHz and no minimum rate. The MDIO line is bi-directional and may be shared by up to 32 devices. The MDIO frame format is shown below in Table 4..

The MDIO pin requires a pull-up resistor (1.5 k Ω) which, during IDLE and turnaround, will pull MDIO high. In order to initialize the MDIO interface, the station management entity sends a sequence of 32 contiguous logic ones on MDIO to provide the DP83848J with a sequence that can be used to establish synchronization. This preamble may be generated either by driving MDIO high for 32 consecutive MDC clock cycles, or by simply allowing the MDIO pull-up resistor to pull the MDIO pin high during which time 32 MDC clock cycles are provided. In addition, 32 MDC clock cycles should be used to re-sync the device if an invalid start, opcode, or turnaround bit is detected.

The DP83848J waits until it has received this preamble sequence before responding to any other transaction. Once the DP83848J serial management port has been initialized no further preamble sequencing is required until after a power-on/reset, invalid Start, invalid Opcode, or invalid turnaround bit has occurred.

The Start code is indicated by a <01> pattern. This assures the MDIO line transitions from the default idle line state.

Turnaround is defined as an idle bit time inserted between the Register Address field and the Data field. To avoid contention during a read transaction, no device shall actively drive the MDIO signal during the first bit of Turnaround. The addressed DP83848J drives the MDIO with a zero for the second bit of turnaround and follows this with the required data. Figure 4 shows the timing relationship between MDC and the MDIO as driven/received by the

Station (STA) and the DP83848J (PHY) for a typical register read access.

For write transactions, the station management entity writes data to the addressed DP83848J thus eliminating the requirement for MDIO Turnaround. The Turnaround time is filled by the management entity by inserting <10>. Figure 5 shows the timing relationship for a typical MII register write access.

Table 4. Typical MDIO Frame Format

MII Management Serial Protocol	<idle><start><op code=""><device addr=""><reg addr=""><turnaround><data><idle></idle></data></turnaround></reg></device></op></start></idle>
Read Operation	<idle><01><10><aaaaa><rrrrr><z0><xxxx xxxx=""><idle></idle></xxxx></z0></rrrrr></aaaaa></idle>
Write Operation	<idle><01><01><aaaaa><rrrrr><10><xxxx td="" xx<="" xxxx=""></xxxx></rrrrr></aaaaa></idle>




Figure 4. Typical MDC/MDIO Read Operation




Figure 5. Typical MDC/MDIO Write Operation

3.2.3 Serial Management Preamble Suppression

The DP83848J supports a Preamble Suppression mode as indicated by a one in bit 6 of the Basic Mode Status Register (BMSR, address 01h.) If the station management entity (i.e. MAC or other management controller) determines that all PHYs in the system support Preamble Suppression by returning a one in this bit, then the station management entity need not generate preamble for each management transaction.

The DP83848J requires a single initialization sequence of 32 bits of preamble following hardware/software reset. This requirement is generally met by the mandatory pull-up resistor on MDIO in conjunction with a continuous MDC, or the management access made to determine whether Preamble Suppression is supported.

While the DP83848J requires an initial preamble sequence of 32 bits for management initialization, it does not require a full 32-bit sequence between each subsequent transaction. A *minimum of one idle bit between management transactions is required* as specified in the IEEE 802.3u specification.

4.0 Architecture

This section describes the operations within each transceiver module, 100BASE-TX and 10BASE-T. Each operation consists of several functional blocks and described in the following:

- 100BASE-TX Transmitter
- 100BASE-TX Receiver
- 10BASE-T Transceiver Module

4.1 100BASE-TX TRANSMITTER

The 100BASE-TX transmitter consists of several functional blocks which convert synchronous 4-bit nibble data, as provided by the MII, to a scrambled MLT-3 125 Mb/s serial data stream. Because the 100BASE-TX TP-PMD is integrated, the differential output pins, PMD Output Pair, can be directly routed to the magnetics.

The block diagram in Figure 6. provides an overview of each functional block within the 100BASE-TX transmit section.

The Transmitter section consists of the following functional blocks:

- Code-group Encoder and Injection block
- Scrambler block (bypass option)
- NRZ to NRZI encoder block
- Binary to MLT-3 converter / Common Driver

The bypass option for the functional blocks within the 100BASE-TX transmitter provides flexibility for applications where data conversion is not always required. The DP83848J implements the 100BASE-TX transmit state machine diagram as specified in the IEEE 802.3u Standard, Clause 24.




Figure 6. 100BASE-TX Transmit Block Diagram

Table 5. 4B5B Code-Group Encoding/Decoding **DATA CODES** Α В С D Е F **IDLE AND CONTROL CODES** Н HALT code-group - Error code Inter-Packet IDLE - 0000 (Note 1) Τ J First Start of Packet - 0101 (Note 1) Κ Second Start of Packet - 0101 (Note 1) Т First End of Packet - 0000 (Note 1) R Second End of Packet - 0000 (Note 1) **INVALID CODES** V

Note: Control code-groups I, J, K, T and R in data fields will be mapped as invalid codes, together with RX_ER asserted.

4.1.1 Code-group Encoding and Injection

The code-group encoder converts 4-bit (4B) nibble data generated by the MAC into 5-bit (5B) code-groups for transmission. This conversion is required to allow control data to be combined with packet data code-groups. Refer to Table 5. for 4B to 5B code-group mapping details.

The code-group encoder substitutes the first 8-bits of the MAC preamble with a J/K code-group pair (11000 10001) upon transmission. The code-group encoder continues to replace subsequent 4B preamble and data nibbles with corresponding 5B code-groups. At the end of the transmit packet, upon the deassertion of Transmit Enable signal from the MAC, the code-group encoder injects the T/R code-group pair (01101 00111) indicating the end of the frame.

After the T/R code-group pair, the code-group encoder continuously injects IDLEs into the transmit data stream until the next transmit packet is detected (reassertion of Transmit Enable).

4.1.2 Scrambler

The scrambler is required to control the radiated emissions at the media connector and on the twisted pair cable (for 100BASE-TX applications). By scrambling the data, the total energy launched onto the cable is randomly distributed over a wide frequency range. Without the scrambler, energy levels at the PMD and on the cable could peak beyond FCC limitations at frequencies related to repeating 5B sequences (i.e., continuous transmission of IDLEs).

The scrambler is configured as a closed loop linear feedback shift register (LFSR) with an 11-bit polynomial. The output of the closed loop LFSR is X-ORd with the serial NRZ data from the code-group encoder. The result is a scrambled data stream with sufficient randomization to decrease radiated emissions at certain frequencies by as much as 20 dB. The DP83848J uses the PHY_ID (pins PHYAD [4:0]) to set a unique seed value.

4.1.3 NRZ to NRZI Encoder

After the transmit data stream has been serialized and scrambled, the data must be NRZI encoded in order to comply with the TP-PMD standard for 100BASE-TX transmission over Category-5 Unshielded twisted pair cable.

4.1.4 Binary to MLT-3 Convertor

The Binary to MLT-3 conversion is accomplished by converting the serial binary data stream output from the NRZI encoder into two binary data streams with alternately phased logic one events. These two binary streams are then fed to the twisted pair output driver which converts the voltage to current and alternately drives either side of the

transmit transformer primary winding, resulting in a MLT-3 signal.

The 100BASE-TX MLT-3 signal sourced by the PMD Output Pair common driver is slew rate controlled. This should be considered when selecting AC coupling magnetics to ensure TP-PMD Standard compliant transition times (3 ns < Tr < 5 ns).

The 100BASE-TX transmit TP-PMD function within the DP83848J is capable of sourcing only MLT-3 encoded data. Binary output from the PMD Output Pair is not possible in 100 Mb/s mode.

4.2 100BASE-TX RECEIVER

The 100BASE-TX receiver consists of several functional blocks which convert the scrambled MLT-3 125 Mb/s serial data stream to synchronous 4-bit nibble data that is provided to the MII. Because the 100BASE-TX TP-PMD is integrated, the differential input pins, RD±, can be directly routed from the AC coupling magnetics.

See Figure 7 for a block diagram of the 100BASE-TX receive function. This provides an overview of each functional block within the 100BASE-TX receive section.

The Receive section consists of the following functional blocks:

- Analog Front End
- Digital Signal Processor
- Signal Detect
- MLT-3 to Binary Decoder
- NRZI to NRZ Decoder
- Serial to Parallel
- Descrambler
- Code Group Alignment
- 4B/5B Decoder
- Link Integrity Monitor
- Bad SSD Detection

4.2.1 Analog Front End

In addition to the Digital Equalization and Gain Control, the DP83848J includes Analog Equalization and Gain Control in the Analog Front End. The Analog Equalization reduces the amount of Digital Equalization required in the DSP.

4.2.2 Digital Signal Processor

The Digital Signal Processor includes Adaptive Equalization with Gain Control and Base Line Wander Compensation




Figure 7. 100BASE-TX Receive Block Diagram

4.2.2.1 Digital Adaptive Equalization and Gain Control

When transmitting data at high speeds over copper twisted pair cable, frequency dependent attenuation becomes a concern. In high-speed twisted pair signalling, the frequency content of the transmitted signal can vary greatly during normal operation based primarily on the randomness of the scrambled data stream. This variation in signal attenuation caused by frequency variations must be compensated to ensure the integrity of the transmission.

In order to ensure quality transmission when employing MLT-3 encoding, the compensation must be able to adapt to various cable lengths and cable types depending on the installed environment. The selection of long cable lengths for a given implementation, requires significant compensation which will over-compensate for shorter, less attenuating lengths. Conversely, the selection of short or intermediate cable lengths requiring less compensation will cause serious under-compensation for longer length cables. The compensation or equalization must be adap-

tive to ensure proper conditioning of the received signal independent of the cable length.

The DP83848J utilizes an extremely robust equalization scheme referred as 'Digital Adaptive Equalization.'

The Digital Equalizer removes ISI (inter symbol interference) from the receive data stream by continuously adapting to provide a filter with the inverse frequency response of the channel. Equalization is combined with an adaptive gain control stage. This enables the receive 'eye pattern' to be opened sufficiently to allow very reliable data recovery.

The curves given in Figure 8 illustrate attenuation at certain frequencies for given cable lengths. This is derived from the worst case frequency vs. attenuation figures as specified in the EIA/TIA Bulletin TSB-36. These curves indicate the significant variations in signal attenuation that must be compensated for by the receive adaptive equalization circuit.




Figure 8. EIA/TIA Attenuation vs. Frequency for 0, 50, 100, 130 & 150 meters of CAT 5 cable

4.2.2.2 Base Line Wander Compensation




Figure 9. 100BASE-TX BLW Event

The DP83848J is completely ANSI TP-PMD compliant and includes Base Line Wander (BLW) compensation. The BLW compensation block can successfully recover the TP-PMD defined "killer" pattern.

BLW can generally be defined as the change in the average DC content, relatively short period over time, of an AC coupled digital transmission over a given transmission medium. (i.e., copper wire).

BLW results from the interaction between the low frequency components of a transmitted bit stream and the frequency response of the AC coupling component(s) within the transmission system. If the low frequency content of the digital bit stream goes below the low frequency pole of the AC coupling transformers then the droop characteristics of the transformers will dominate resulting in potentially serious BLW.

The digital oscilloscope plot provided in Figure 9 illustrates the severity of the BLW event that can theoretically be generated during 100BASE-TX packet transmission. This event consists of approximately 800 mV of DC offset for a period of 120 μs . Left uncompensated, events such as this can cause packet loss.

the 100BASE-TX receiver do not cause the DP83848J to assert signal detect.

4.2.4 MLT-3 to NRZI Decoder

The DP83848J decodes the MLT-3 information from the Digital Adaptive Equalizer block to binary NRZI data.

4.2.5 NRZI to NRZ

In a typical application, the NRZI to NRZ decoder is required in order to present NRZ formatted data to the descrambler.

4.2.6 Serial to Parallel

The 100BASE-TX receiver includes a Serial to Parallel converter which supplies 5-bit wide data symbols to the PCS Rx state machine.

4.2.3 Signal Detect

The signal detect function of the DP83848J is incorporated to meet the specifications mandated by the ANSI FDDI TP-PMD Standard as well as the IEEE 802.3 100BASE-TX Standard for both voltage thresholds and timing parameters.

Note that the reception of normal 10BASE-T link pulses and fast link pulses per IEEE 802.3u Auto-Negotiation by

26

4.2.7 Descrambler

A serial descrambler is used to de-scramble the received NRZ data. The descrambler has to generate an identical data scrambling sequence (N) in order to recover the original unscrambled data (UD) from the scrambled data (SD) as represented in the equations:

 $SD= (UD \oplus N)$ $UD= (SD \oplus N)$

Synchronization of the descrambler to the original scrambling sequence (N) is achieved based on the knowledge that the incoming scrambled data stream consists of scrambled IDLE data. After the descrambler has recognized 12 consecutive IDLE code-groups, where an unscrambled IDLE code-group in 5B NRZ is equal to five consecutive ones (11111), it will synchronize to the receive data stream and generate unscrambled data in the form of unaligned 5B code-groups.

In order to maintain synchronization, the descrambler must continuously monitor the validity of the unscrambled data that it generates. To ensure this, a line state monitor and a hold timer are used to constantly monitor the synchronization status. Upon synchronization of the descrambler the hold timer starts a 722 μs countdown. Upon detection of sufficient IDLE code-groups (58 bit times) within the 722 μs period, the hold timer will reset and begin a new countdown. This monitoring operation will continue indefinitely given a properly operating network connection with good signal integrity. If the line state monitor does not recognize sufficient unscrambled IDLE code-groups within the 722 μs period, the entire descrambler will be forced out of the current state of synchronization and reset in order to reacquire synchronization.

4.2.8 Code-group Alignment

The code-group alignment module operates on unaligned 5-bit data from the descrambler (or, if the descrambler is bypassed, directly from the NRZI/NRZ decoder) and converts it into 5B code-group data (5 bits). Code-group alignment occurs after the J/K code-group pair is detected. Once the J/K code-group pair (11000 10001) is detected, subsequent data is aligned on a fixed boundary.

4.2.9 4B/5B Decoder

The code-group decoder functions as a look up table that translates incoming 5B code-groups into 4B nibbles. The code-group decoder first detects the J/K code-group pair preceded by IDLE code-groups and replaces the J/K with MAC preamble. Specifically, the J/K 10-bit code-group pair is replaced by the nibble pair (0101 0101). All subsequent 5B code-groups are converted to the corresponding 4B nibbles for the duration of the entire packet. This conversion ceases upon the detection of the T/R code-group pair denoting the End of Stream Delimiter (ESD) or with the reception of a minimum of two IDLE code-groups.

4.2.10 100BASE-TX Link Integrity Monitor

The 100 Base TX Link monitor ensures that a valid and stable link is established before enabling both the Transmit and Receive PCS layer.

Signal detect must be valid for 395us to allow the link monitor to enter the 'Link Up' state, and enable the transmit and receive functions.

4.2.11 Bad SSD Detection

A Bad Start of Stream Delimiter (Bad SSD) is any transition from consecutive idle code-groups to non-idle code-groups which is not prefixed by the code-group pair /J/K.

If this condition is detected, the DP83848J will assert RX_ER and present RXD[3:0] = 1110 to the MII for the cycles that correspond to received 5B code-groups until at least two IDLE code groups are detected. In addition, the False Carrier Sense Counter register (FCSCR) will be incremented by one.

Once at least two IDLE code groups are detected, RX_ER and CRS become de-asserted.

4.3 10BASE-T TRANSCEIVER MODULE

The 10BASE-T Transceiver Module is IEEE 802.3 compliant. It includes the receiver, transmitter, collision, heartbeat, loopback, jabber, and link integrity functions, as defined in the standard. An external filter is not required on the 10BASE-T interface since this is integrated inside the DP83848J. This section focuses on the general 10BASE-T system level operation.

4.3.1 Operational Modes

The DP83848J has two basic 10BASE-T operational modes:

- Half Duplex mode
- Full Duplex mode

Half Duplex Mode

In Half Duplex mode the DP83848J functions as a standard IEEE 802.3 10BASE-T transceiver supporting the CSMA/CD protocol.

Full Duplex Mode

In Full Duplex mode the DP83848J is capable of simultaneously transmitting and receiving without asserting the collision signal. The DP83848J's 10 Mb/s ENDEC is designed to encode and decode simultaneously.

4.3.2 Smart Squelch

The smart squelch is responsible for determining when valid data is present on the differential receive inputs. The DP83848J implements an intelligent receive squelch to ensure that impulse noise on the receive inputs will not be mistaken for a valid signal. Smart squelch operation is independent of the 10BASE-T operational mode.

The squelch circuitry employs a combination of amplitude and timing measurements (as specified in the IEEE 802.3 10BSE-T standard) to determine the validity of data on the twisted pair inputs (refer to Figure 10).

The signal at the start of a packet is checked by the smart squelch and any pulses not exceeding the squelch level (either positive or negative, depending upon polarity) will be rejected. Once this first squelch level is overcome correctly, the opposite squelch level must then be exceeded within 150 ns. Finally the signal must again exceed the original squelch level within a 150 ns to ensure that the input waveform will not be rejected. This checking procedure results in the loss of typically three preamble bits at the beginning of each packet.

Only after all these conditions have been satisfied will a control signal be generated to indicate to the remainder of the circuitry that valid data is present. At this time, the smart squelch circuitry is reset.

Valid data is considered to be present until the squelch level has not been generated for a time longer than 150 ns, indicating the End of Packet. Once good data has been detected, the squelch levels are reduced to minimize the effect of noise causing premature End of Packet detection.




Figure 10. 10BASE-T Twisted Pair Smart Squelch Operation

4.3.3 Collision Detection and SQE

When in Half Duplex, a 10BASE-T collision is detected when the receive and transmit channels are active simultaneously. Collisions are reported by the COL signal on the MII. Collisions are also reported when a jabber condition is detected.

The COL signal remains set for the duration of the collision. If the PHY is receiving when a collision is detected it is reported immediately (through the COL pin).

When heartbeat is enabled, approximately 1 μ s after the transmission of each packet, a Signal Quality Error (SQE) signal of approximately 10-bit times is generated to indicate successful transmission. SQE is reported as a pulse on the COL signal of the MII.

The SQE test is inhibited when the PHY is set in full duplex mode. SQE can also be inhibited by setting the HEARTBEAT_DIS bit in the 10BTSCR register.

4.3.4 Carrier Sense

Carrier Sense (CRS) may be asserted due to receive activity once valid data is detected via the squelch function

For 10 Mb/s Half Duplex operation, CRS is asserted during either packet transmission or reception.

For 10 Mb/s Full Duplex operation, CRS is asserted only during receive activity.

CRS is deasserted following an end of packet.

4.3.5 Normal Link Pulse Detection/Generation

The link pulse generator produces pulses as defined in the IEEE 802.3 10BASE-T standard. Each link pulse is nominally 100 ns in duration and transmitted every 16 ms in the absence of transmit data.

Link pulses are used to check the integrity of the connection with the remote end. If valid link pulses are not received, the link detector disables the 10BASE-T twisted pair transmitter, receiver and collision detection functions.

When the link integrity function is disabled (FORCE_LINK_10 of the 10BTSCR register), a good link is forced and the 10BASE-T transceiver will operate regardless of the presence of link pulses.

4.3.6 Jabber Function

The jabber function monitors the DP83848J's output and disables the transmitter if it attempts to transmit a packet of longer than legal size. A jabber timer monitors the transmitter and disables the transmission if the transmitter is active for approximately 85 ms.

Once disabled by the Jabber function, the transmitter stays disabled for the entire time that the ENDEC module's internal transmit enable is asserted. This signal has to be deasserted for approximately 500 ms (the "unjab" time) before the Jabber function re-enables the transmit outputs.

The Jabber function is only relevant in 10BASE-T mode.

4.3.7 Automatic Link Polarity Detection and Correction

The DP83848J's 10BASE-T transceiver module incorporates an automatic link polarity detection circuit. When three consecutive inverted link pulses are received, bad polarity is reported.

A polarity reversal can be caused by a wiring error at either end of the cable, usually at the Main Distribution Frame (MDF) or patch panel in the wiring closet.

The bad polarity condition is latched in the 10BTSCR register. The DP83848J's 10BASE-T transceiver module corrects for this error internally and will continue to decode received data correctly. This eliminates the need to correct the wiring error immediately.

4.3.8 Transmit and Receive Filtering

External 10BASE-T filters are not required when using the DP83848J, as the required signal conditioning is integrated into the device.

Only isolation transformers and impedance matching resistors are required for the 10BASE-T transmit and receive interface. The internal transmit filtering ensures that all the harmonics in the transmit signal are attenuated by at least 30 dB.

4.3.9 Transmitter

The encoder begins operation when the Transmit Enable input (TX_EN) goes high and converts NRZ data to preemphasized Manchester data for the transceiver. For the duration of TX_EN, the serialized Transmit Data (TXD) is encoded for the transmit-driver pair (PMD Output Pair). TXD must be valid on the rising edge of Transmit Clock (TX_CLK). Transmission ends when TX_EN deasserts. The last transition is always positive; it occurs at the center of the bit cell if the last bit is a one, or at the end of the bit cell if the last bit is a zero.

4.3.10 Receiver


The decoder detects the end of a frame when no additional mid-bit transitions are detected. Within one and a half bit times after the last bit, carrier sense is de-asserted. Receive clock stays active for five more bit times after CRS goes low, to guarantee the receive timings of the controller.

5.0 Design Guidelines

5.1 TPI NETWORK CIRCUIT

Figure 11 shows the recommended circuit for a 10/100 Mb/s twisted pair interface. To the right is a partial list of recommended transformers. It is important that the user realize that variations with PCB and component characteristics requires that the application be tested to ensure that the circuit meets the requirements of the intended application

Pulse H1102 Pulse H2019 Pulse J0011D21 Pulse J0011D21B



PLACE RESISTORS AND CAPACITORS CLOSE TO THE DEVICE.

All values are typical and are +/- 1%

Figure 11. 10/100 Mb/s Twisted Pair Interface

5.2 ESD PROTECTION

Typically, ESD precautions are predominantly in effect when handling the devices or board before being installed in a system. In those cases, strict handling procedures need be implemented during the manufacturing process to greatly reduce the occurrences of catastrophic ESD events. After the system is assembled, internal components are less sensitive from ESD events.

See Section 8.0 for ESD rating.

The oscillator circuit is designed to drive a parallel resonance AT cut crystal with a minimum drive level of $100\mu W$ and a maximum of $500\mu W$. If a crystal is specified for a lower drive level, a current limiting resistor should be placed in series between X2 and the crystal.

As a starting point for evaluating an oscillator circuit, if the requirements for the crystal are not known, C_{L1} and C_{L2} should be set at 33 pF, and R_1 should be set at 0Ω .

Specification for 25 MHz crystal are listed in Table 7..

5.3 CLOCK IN (X1) REQUIREMENTS

The DP83848J supports an external CMOS level oscillator source or a crystal resonator device.

Oscillator

If an external clock source is used, X1 should be tied to the clock source and X2 should be left floating.

Specifications for CMOS oscillator: 25 MHz in MII Mode is listed in Table 6..

Crystal

A 25 MHz, parallel, 20 pF load crystal resonator should be used if a crystal source is desired. Figure 12 shows a typical connection for a crystal resonator circuit. The load capacitor values will vary with the crystal vendors; check with the vendor for the recommended loads.




Figure 12. Crystal Oscillator Circuit

Table 6.	25 MHz	Oscillator	Specification
----------	--------	------------	---------------

Parameter	Min	Тур	Max	Units	Condition
Frequency		25		MHz	
Frequency Tolerance			<u>+</u> 50	ppm	Operational Temperature
Frequency Stability			<u>+</u> 50	ppm	1 year aging
Rise / Fall Time			6	nsec	20% - 80%
Jitter			50	psec	Short term
Jitter			200	psec	Long term
Symmetry	40%		60%		Duty Cycle

Table 7. 25 MHz Crystal Specification

Parameter	Min	Тур	Max	Units	Condition
Frequency		25		MHz	
Frequency			<u>+</u> 50	ppm	Operational
Tolerance					Temperature
Frequency			<u>+</u> 50	ppm	1 year aging
Stability					
Load Capacitance	25		40	pF	

5.4 POWER FEEDBACK CIRCUIT

To ensure correct operation for the DP83848J, parallel caps with values of 10 μ F (Tantalum) and 0.1 μ F should be placed close to pin 19 (**PFBOUT**) of the device.

Pin 16 (**PFBIN1**) and pin 30 (**PFBIN2**) must be connected to pin 19 (**PFBOUT**), each pin requires a small capacitor (0.1 μ F). See Figure 13 below for proper connections.




Figure 13. Power Feedback Connection

5.5 POWER DOWN

The device can be put in a Power Down mode by setting bit 11 (Power Down) in the Basic Mode Control Register, BMCR (0x00h).

5.6 ENERGY DETECT MODE

When Energy Detect is enabled and there is no activity on the cable, the DP83848J will remain in a low power mode while monitoring the transmission line. Activity on the line will cause the DP83848J to go through a normal power up sequence. Regardless of cable activity, the DP83848J will occasionally wake up the transmitter to put ED pulses on the line, but will otherwise draw as little power as possible. Energy detect functionality is controlled via register Energy Detect Control (EDCR), address 0x1Dh.

6.0 Reset Operation

The DP83848J includes an internal power-on reset (POR) function and does not need to be explicitly reset for normal operation after power up. If required during normal operation, the device can be reset by a hardware or software reset.

6.1 HARDWARE RESET

A hardware reset is accomplished by applying a low pulse (TTL level), with a duration of at least 1 μ s, to the RESET_N. This will reset the device such that all registers will be reinitialized to default values and the hardware configuration values will be re-latched into the device (similar to the power-up/reset operation).

6.2 SOFTWARE RESET

A software reset is accomplished by setting the reset bit (bit 15) of the Basic Mode Control Register (BMCR). The period from the point in time when the reset bit is set to the point in time when software reset has concluded is approximately 1 μ s.

The software reset will reset the device such that all registers will be reset to default values and the hardware configuration values will be maintained. Software driver code must wait 3 μ s following a software reset before allowing further serial MII operations with the DP83848J.

7.0 Register Block

Table 8. Register Map

Offset		A	Tog	Description	
Hex	Decimal	Access	Tag	Description	
00h	0	RW	BMCR	Basic Mode Control Register	
01h	1	RO	BMSR	Basic Mode Status Register	
02h	2	RO	PHYIDR1	PHY Identifier Register #1	
03h	3	RO	PHYIDR2	PHY Identifier Register #2	
04h	4	RW	ANAR	Auto-Negotiation Advertisement Register	
05h	5	RW	ANLPAR	Auto-Negotiation Link Partner Ability Register (Base Page)	
05h	5	RW	ANLPARNP	Auto-Negotiation Link Partner Ability Register (Next Page)	
06h	6	RW	ANER	Auto-Negotiation Expansion Register	
07h	7	RW	ANNPTR	Auto-Negotiation Next Page TX	
08h-Fh	8-15	RW	RESERVED	RESERVED	
	•		Exten	ded Registers	
10h	16	RO	PHYSTS	PHY Status Register	
11h	17	RW	RESERVED	RESERVED	
12h	18	RO	RESERVED	RESERVED	
13h	19	RW	RESERVED	RESERVED	
14h	20	RW	FCSCR	False Carrier Sense Counter Register	
15h	21	RW	RECR	Receive Error Counter Register	
16h	22	RW	PCSR	PCS Sub-Layer Configuration and Status Register	
17h	23	RW	RESERVED	RESERVED	
18h	24	RW	LEDCR	LED Direct Control Register	
19h	25	RW	PHYCR	PHY Control Register	
1Ah	26	RW	10BTSCR	10Base-T Status/Control Register	
1Bh	27	RW	CDCTRL1	CD Test Control Register and BIST Extensions Register	
1Ch	28	RW	RESERVED	RESERVED	
1Dh	29	RW	EDCR	Energy Detect Control Register	
1Eh-1Fh	30-31	RW	RESERVED	RESERVED	

					Tab	Table 9. R	Register Table	Table										
Register Name	Addr	Tag	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Basic Mode Control Register	00h	BMCR	Reset	Loop- back	Speed Selection	Auto- Neg Enable	Power	Isolate	Restart Auto- Neg	Duplex Mode	Collision Test	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served
Basic Mode Status Register	01h	BMSR	100Base -T4	100Base -TX FDX	100Base -TX HDX	10Base- T FDX	10Base- T HDX	Re- served	Re- served	Re- served	Re- served	MF Pre- amble Sup- press	Auto- Neg Com- plete	Remote Fault	Auto- Neg Ability	Link Status	Jabber Detect	Extend- ed Capa- bility
PHY Identifier Register 1	02h	PHYIDR 1	asw ino	OUI MSB	OUI MSB O	OUI MSB 0	OUI MSB (OUI MSB 0	OUI MSB O	OUI MSB 0	OUI MSB (OUI MSB (OUI MSB (OUI MSB	OUIMSB	OUI MSB	OUI MSB	OUI MSB
PHY Identifier Register 2	03h	PHYIDR OUI LSB		OULLSB	ONI LSB (OUI LSB	OUI LSB	OUI LSB	VNDR_ MDL	VNDR_ MDL	VNDR_ MDL	VNDR_ MDL	VNDR_ MDL	VNDR_ MDL	MDL_ REV	MDL_ REV	MDL_ REV	MDL_ REV
Auto-Negotiation Advertisement Register	04h	ANAR	Next Page Ind	Re- served	Remote Fault	Re- served	ASM_DI R	PAUSE	T4	TX_FD	X	10_FD	10	Protocol Selection	Protocol Selection	Protocol Selection	Protocol Selection	Protocol Selection
Auto-Negotiation Link Partner Ability Register (Base Page)	05h	ANLPAR	Next Page Ind	ACK	Remote Fault	Re- served	ASM_DI R	PAUSE	T4	TX_FD	X	10_FD	10	Protocol Selection	Protocol Selection	Protocol Selection	Protocol Selection	Protocol Selection
Auto-Negotiation Link Partner Ability Regis-		AN- LPARNP	Next Page Ind	ACK	Mes- sage Page	ACK2	Toggle	Code	Code	Code	Code	Code	Code	Code	Code	Code	Code	Code
Auto-Negotiation Expansion Register	06h	ANER	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	PDF	LP_NP_ ABLE	NP_ ABLE	PAGE_ RX	LP_AN_ ABLE
Auto-Negotiation Next Page TX Register	07h	ANNPTR Next Page Ind	Next Page Ind	Re- served	Mes- sage Page	ACK2	TOG_TX	CODE	CODE	CODE	CODE	CODE	CODE	CODE	CODE	CODE	CODE	CODE
RESERVED	08-0fh	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served
					EXT	EXTENDED	REGISTER	STERS										
PHY Status Register	10h	PHYSTS Reserved		MDI-X mode	Rx Err Latch	Polarity Status	False Carrier Sense	Signal Detect	De- scram Lock	Page Receive	Re- served	Remote Fault	Jabber Detect	Auto- Neg B Com- plete	Loop- back Sta- tus	Duplex Status	Speed Status	Link Status
RESERVED	11h	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served
RESERVED	12h	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served
RESERVED	13h	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served
False Carrier Sense Counter Register	14h	FCSCR	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re-	FCSCNT	FCSCNT	FCSCNT	FCSCNT	FCSCNT	FCSCNT	FCSCNT	FCSCNT
Receive Error Counter Register	15h	RECR	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	RXER- CNT	RXER- CNT	RXER- CNT	RXER- CNT	RXER- CNT	RXER- CNT	RXER- CNT	RXER- CNT
PCS Sub-Layer Configuration and Status Register	16h	PCSR	Re- served	Re- served	Re- served	Re- served	Re- served	TO_EN	SD_FOR CE_PMA	SD_ OPTION	DESC_T IME	Re- served	FORCE_ 100_OK	Re- served	Re- served	NRZI_ BYPASS	SCRAM_ BYPASS	DE SCRAM_ BYPASS

					Tab	Table 9. Register Table	egister	Table										
Register Name	Addr	Tag	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED	17h	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served
LED Direct Control Register	18h	LEDCR	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	DRV_SP DLED	DRV_LN KLED	Re- served	SP- DLED	LNKLED	Re- served
PHY Control Register	19h	PHYCR MDIX_E	MDIX_E N	FORCE_ MDIX	PAUSE_ RX	PAUSE_ TX	BIST_fe	PSR_15	BIST_ STATUS	BIST_ST ART	BP_STR ETCH	Re- served	LED_ CNFG[0]	PHY	PHY ADDR	PHY ADDR	PHY ADDR	PHY ADDR
10Base-T Status/Control Register	1Ah	10BT_S CR	Re- served	Re- served	Re- served	Re- served	SQUELC H	SQUELC SQUELC LOOPBA H H CK_10_ DIS	SQUELC H	LOOPBA CK_10_ DIS	LP_DIS	FORC_ LINK_10	Re- served	POLARI- TY	Re- served	Re- served	HEART_ DIS	JABBER _DIS
CD Test Control and BIST Extensions Reg- 18h ister	1Bh	CDCTRL	CDCTRL BIST_ER 1 ROR_C OUNT	BIST_ER BIST_ER BIST_ER BIST_ER BIST_ER BIST_ER BIST_ER COUNT OUNT OUNT OUNT OUNT OUNT OUNT OUNT	BIST_ER ROR_C OUNT	BIST_ER ROR_C OUNT	BIST_ER ROR_C OUNT	BIST_ER ROR_C OUNT	BIST_ER ROR_C OUNT	BIST_ER ROR_C OUNT	Re- served	Re- served	BIST_C ONT_M ODE	CDPattE N_10	Re- served	10Meg_ Patt_Ga p	CDPatt- Sel	CDPatt- Sel
RESERVED	1Ch	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served
Energy Detect Control Register	1Dh	EDCR	ED_EN	ED_AUT O_UP	ED_AUT O_DOW N	ED_MAN	ED_BUR ST_DIS		ED_ERR _MET	ED_DAT ED_ERR A_MET _COUNT	ED_ERR _COUNT	ED_ERR _COUNT _	ED ERR ED ERR ED DAT ED DAT ED DAT COUNT COUNT COUNT A COUNT T T T T T T T T T T T T T T T T T T	ED_ERR COUNT	ED ERR ED DAT ED DAT ED DAT COUNT A_COUN A_COUN A_T	ED_DAT A_COUN T	ED_DAT A_COUN T	ED_DAT A_COUN T
RESERVED	1Eh-1Fh	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served

7.1 REGISTER DEFINITION

In the register definitions under the 'Default' heading, the following definitions hold true:

- RW=Read Write access
- SC=Register sets on event occurrence and Self-Clears when event ends
- RW/SC = Read Write access/Self Clearing bit
- RO=Read Only access
- COR = Clear on Read
- RO/COR=Read Only, Clear on Read
- RO/P=Read Only, Permanently set to a default value
- LL=Latched Low and held until read, based upon the occurrence of the corresponding event
- LH=Latched High and held until read, based upon the occurrence of the corresponding event

7.1.1 Basic Mode Control Register (BMCR)

Table 10. Basic Mode Control Register (BMCR), address 0x00

Bit	Bit Name	Default	Description
15	Reset	0, RW/SC	Reset:
			1 = Initiate software Reset / Reset in Process.
			0 = Normal operation.
			This bit, which is self-clearing, returns a value of one until the reset process is complete. The configuration is re-strapped.
14	Loopback	0, RW	Loopback:
			1 = Loopback enabled.
			0 = Normal operation.
			The loopback function enables MII transmit data to be routed to the MI receive data path.
			Setting this bit may cause the descrambler to lose synchronization and produce a 500 μs "dead time" before any valid data will appear at the MII receive outputs.
13	Speed Selection	RW	Speed Select:
			When auto-negotiation is disabled writing to this bit allows the port speed to be selected.
			1 = 100 Mb/s.
			0 = 10 Mb/s.
12	Auto-Negotiation	RW	Auto-Negotiation Enable:
	Enable		Strap controls initial value at reset.
			1 = Auto-Negotiation Enabled - bits 8 and 13 of this register are ignored when this bit is set.
			0 = Auto-Negotiation Disabled - bits 8 and 13 determine the port speed and duplex mode.
11	Power Down	0, RW	Power Down:
			1 = Power down.
			0 = Normal operation.
			Setting this bit powers down the PHY. Only the register block is enabled during a power down condition.
10	Isolate	0, RW	Isolate:
			1 = Isolates the Port from the MII with the exception of the serial mar agement.
			0 = Normal operation.

	Table 10.	Basic Mode Cor	ntrol Register (BMCR), address 0x00 (Continued)
Bit	Bit Name	Default	Description
9	Restart Auto-	0, RW/SC	Restart Auto-Negotiation:
	Negotiation		1 = Restart Auto-Negotiation. Re-initiates the Auto-Negotiation process. If Auto-Negotiation is disabled (bit 12 = 0), this bit is ignored. This bit is self-clearing and will return a value of 1 until Auto-Negotiation is initiated, whereupon it will self-clear. Operation of the Auto-Negotiation process is not affected by the management entity clearing this bit.
			0 = Normal operation.
8	Duplex Mode	RW	Duplex Mode:
			When auto-negotiation is disabled writing to this bit allows the port Duplex capability to be selected.
			1 = Full Duplex operation.
			0 = Half Duplex operation.
7	Collision Test	0, RW	Collision Test:
			1 = Collision test enabled.
			0 = Normal operation.
			When set, this bit will cause the COL signal to be asserted in response to the assertion of TX_EN within 512-bit times. The COL signal will be de-asserted within 4-bit times in response to the de-assertion of TX_EN.
6:0	RESERVED	0, RO	RESERVED: Write ignored, read as 0.

7.1.2 Basic Mode Status Register (BMSR)

Table 11. Basic Mode Status Register (BMSR), address 0x01

Bit	Bit Name	Default	Description
15	100BASE-T4	0, RO/P	100BASE-T4 Capable:
			0 = Device not able to perform 100BASE-T4 mode.
14	100BASE-TX	1, RO/P	100BASE-TX Full Duplex Capable:
	Full Duplex		1 = Device able to perform 100BASE-TX in full duplex mode.
13	100BASE-TX	1, RO/P	100BASE-TX Half Duplex Capable:
	Half Duplex		1 = Device able to perform 100BASE-TX in half duplex mode.
12	10BASE-T	1, RO/P	10BASE-T Full Duplex Capable:
	Full Duplex		1 = Device able to perform 10BASE-T in full duplex mode.
11	10BASE-T	1, RO/P	10BASE-T Half Duplex Capable:
	Half Duplex		1 = Device able to perform 10BASE-T in half duplex mode.
10:7	RESERVED	0, RO	RESERVED: Write as 0, read as 0.
6	MF Preamble	1, RO/P	Preamble suppression Capable:
	Suppression		1 = Device able to perform management transaction with preamble suppressed, 32-bits of preamble needed only once after reset, invalid opcode or invalid turnaround.
			0 = Normal management operation.
5	Auto-Negotiation Com-	0, RO	Auto-Negotiation Complete:
	plete		1 = Auto-Negotiation process complete.
			0 = Auto-Negotiation process not complete.
4	Remote Fault	0, RO/LH	Remote Fault:
			1 = Remote Fault condition detected (cleared on read or by reset). Fault criteria: Far End Fault Indication or notification from Link Partner of Remote Fault.
			0 = No remote fault condition detected.
3	Auto-Negotiation Abili-	1, RO/P	Auto Negotiation Ability:
	ty		1 = Device is able to perform Auto-Negotiation.
			0 = Device is not able to perform Auto-Negotiation.
2	Link Status	0, RO/LL	Link Status:
			1 = Valid link established (for either 10 or 100 Mb/s operation).
			0 = Link not established.
			The criteria for link validity is implementation specific. The occurrence of a link failure condition will causes the Link Status bit to clear. Once cleared, this bit may only be set by establishing a good link conditionand a read via the management interface.
1	Jabber Detect	0, RO/LH	Jabber Detect: This bit only has meaning in 10 Mb/s mode.
			1 = Jabber condition detected.
			0 = No Jabber.
			This bit is implemented with a latching function, such that the occurrence of a jabber condition causes it to set until it is cleared by a reato this register by the management interface or by a reset.
0	Extended Capability	1, RO/P	Extended Capability:
			1 = Extended register capabilities.
			0 = Basic register set capabilities only.

The PHY Identifier Registers #1 and #2 together form a unique identifier for the DP83848J. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), the vendor's model number and the model revision number. A PHY may return a value of zero in each of the 32 bits of the PHY Identifier if desired. The PHY Identifier is intended to support network management. National's IEEE assigned OUI is 080017h.

7.1.3 PHY Identifier Register #1 (PHYIDR1)

Table 12. PHY Identifier Register #1 (PHYIDR1), address 0x02

Bit	Bit Name	Default	Description
15:0	_	0000>, RO/P	OUI Most Significant Bits : Bits 3 to 18 of the OUI (080017h) are stored in bits 15 to 0 of this register. The most significant two bits of the OUI are ignored (the IEEE standard refers to these as bits 1 and 2).

7.1.4 PHY Identifier Register #2 (PHYIDR2)

Table 13. PHY Identifier Register #2 (PHYIDR2), address 0x03

Bit	Bit Name	Default	Description
15:10	OUI_LSB	<0101 11>, RO/P	OUI Least Significant Bits:
			Bits 19 to 24 of the OUI (080017h) are mapped from bits 15 to 10 of this register respectively.
9:4	VNDR_MDL	<00 1001>, RO/P	Vendor Model Number:
			The six bits of vendor model number are mapped from bits 9 to 4 (most significant bit to bit 9).
3:0	MDL_REV	<0000>, RO/P	Model Revision Number:
			Four bits of the vendor model revision number are mapped from bits 3 to 0 (most significant bit to bit 3). This field will be incremented for all major device changes.

7.1.5 Auto-Negotiation Advertisement Register (ANAR)

This register contains the advertised abilities of this device as they will be transmitted to its link partner during Auto-Negotiation. Any writes to this register prior to completion of Auto-Negotiation (as indicated in the Basic Mode Status Register (address 0x01) Auto-Negotiation complete bit, BMSR[5]) should be followed by a renegotiation. This will ensure that the new values are properly used in the Auto-Negotiation.

Table 14. Negotiation Advertisement Register (ANAR), address 0x04

Bit	Bit Name	Default	Description
15	NP	0, RW	Next Page Indication:
			0 = Next Page Transfer not desired.
			1 = Next Page Transfer desired.
14	RESERVED	0, RO/P	RESERVED by IEEE: Writes ignored, Read as 0.
13	RF	0, RW	Remote Fault:
			1 = Advertises that this device has detected a Remote Fault.
			0 = No Remote Fault detected.
12	RESERVED	0, RW	RESERVED for Future IEEE use: Write as 0, Read as 0

Bit	Bit Name	Default	Description
11	ASM_DIR	0, RW	Asymmetric PAUSE Support for Full Duplex Links:
			The ASM_DIR bit indicates that asymmetric PAUSE is supported
			Encoding and resolution of PAUSE bits is defined in IEEE 802.3 Annex 28B, Tables 28B-2 and 28B-3, respectively. Pause resolution status is reported in PHYCR[13:12].
			1 = Advertise that the DTE (MAC) has implemented both the optional MAC control sublayer and the pause function as specified clause 31 and annex 31B of 802.3u.
			0= No MAC based full duplex flow control.
10	PAUSE	0, RW	PAUSE Support for Full Duplex Links:
			The PAUSE bit indicates that the device is capable of providing the symmetric PAUSE functions as defined in Annex 31B.
			Encoding and resolution of PAUSE bits is defined in IEEE 802.3 Annex 28B, Tables 28B-2 and 28B-3, respectively. Pause resolution status is reported in PHYCR[13:12].
			1 = Advertise that the DTE (MAC) has implemented both the optional MAC control sublayer and the pause function as specified clause 31 and annex 31B of 802.3u.
			0= No MAC based full duplex flow control.
9	T4	0, RO/P	100BASE-T4 Support:
			1= 100BASE-T4 is supported by the local device.
			0 = 100BASE-T4 not supported.
8	TX_FD	Strap, RW	100BASE-TX Full Duplex Support:
			1 = 100BASE-TX Full Duplex is supported by the local device.
			0 = 100BASE-TX Full Duplex not supported.
7	TX	Strap, RW	100BASE-TX Support:
			1 = 100BASE-TX is supported by the local device.
			0 = 100BASE-TX not supported.
6	10_FD	RW	10BASE-T Full Duplex Support:
			1 = 10BASE-T Full Duplex is supported by the local device.
			0 = 10BASE-T Full Duplex not supported.
5	10	RW	10BASE-T Support:
			1 = 10BASE-T is supported by the local device.
			0 = 10BASE-T not supported.
4:0	Selector	<00001>, RW	Protocol Selection Bits:
			These bits contain the binary encoded protocol selector support by this port. <00001> indicates that this device supports IEEE 802.3u.

7.1.6 Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page)

This register contains the advertised abilities of the Link Partner as received during Auto-Negotiation. The content changes after the successful auto-negotiation if Next-pages are supported.

Table 15. Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page), address 0x05

Bit	Bit Name	Default	Description
15	NP	0, RO	Next Page Indication:
			0 = Link Partner does not desire Next Page Transfer.
			1 = Link Partner desires Next Page Transfer.
14	ACK	0, RO	Acknowledge:
			1 = Link Partner acknowledges reception of the ability data word
			0 = Not acknowledged.
			The Auto-Negotiation state machine will automatically control the this bit based on the incoming FLP bursts.
13	RF	0, RO	Remote Fault:
			1 = Remote Fault indicated by Link Partner.
			0 = No Remote Fault indicated by Link Partner.
12	RESERVED	0, RO	RESERVED for Future IEEE use:
			Write as 0, read as 0.
11	ASM_DIR	0, RO	ASYMMETRIC PAUSE:
			1 = Asymmetric pause is supported by the Link Partner.
			0 = Asymmetric pause is not supported by the Link Partner.
10	PAUSE	0, RO	PAUSE:
			1 = Pause function is supported by the Link Partner.
			0 = Pause function is not supported by the Link Partner.
9	T4	0, RO	100BASE-T4 Support:
			1 = 100BASE-T4 is supported by the Link Partner.
			0 = 100BASE-T4 not supported by the Link Partner.
8	TX_FD	0, RO	100BASE-TX Full Duplex Support:
			1 = 100BASE-TX Full Duplex is supported by the Link Partner.
			0 = 100BASE-TX Full Duplex not supported by the Link Partner.
7	TX	0, RO	100BASE-TX Support:
			1 = 100BASE-TX is supported by the Link Partner.
			0 = 100BASE-TX not supported by the Link Partner.
6	10_FD	0, RO	10BASE-T Full Duplex Support:
			1 = 10BASE-T Full Duplex is supported by the Link Partner.
			0 = 10BASE-T Full Duplex not supported by the Link Partner.
5	10	0, RO	10BASE-T Support:
			1 = 10BASE-T is supported by the Link Partner.
			0 = 10BASE-T not supported by the Link Partner.
4:0	Selector	<0 0000>, RO	Protocol Selection Bits:
	1		Link Partner's binary encoded protocol selector.

7.1.7 Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page)

Table 16. Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page), address 0x05

Bit	Bit Name	Default	Description
15	NP	0, RO	Next Page Indication:
			1 = Link Partner desires Next Page Transfer.
			0 = Link Partner does not desire Next Page Transfer.
14	ACK	0, RO	Acknowledge:
			1 = Link Partner acknowledges reception of the ability data word.
			0 = Not acknowledged.
			The Auto-Negotiation state machine will automatically control the this bit based on the incoming FLP bursts. Software should not attempt to write to this bit.
13	MP	0, RO	Message Page:
			1 = Message Page.
			0 = Unformatted Page.
12	ACK2	0, RO	Acknowledge 2:
			1 = Link Partner does have the ability to comply to next page message.
			0 = Link Partner does not have the ability to comply to next page message.
11	Toggle	0, RO	Toggle:
			1 = Previous value of the transmitted Link Code word equalled 0.
			0 = Previous value of the transmitted Link Code word equalled 1.
10:0	CODE	<000 0000 0000>,	Code:
		RO	This field represents the code field of the next page transmission. If the MP bit is set (bit 13 of this register), then the code shall be interpreted as a "Message Page," as defined in annex 28C of Clause 28. Otherwise, the code shall be interpreted as an "Unformatted Page," and the interpretation is application specific.

7.1.8 Auto-Negotiate Expansion Register (ANER)

This register contains additional Local Device and Link Partner status information.

Table 17. Auto-Negotiate Expansion Register (ANER), address 0x06

Bit	Bit Name	Default	Description
15:5	RESERVED	0, RO	RESERVED: Writes ignored, Read as 0.
4	PDF	0, RO	Parallel Detection Fault:
			1 = A fault has been detected via the Parallel Detection function.
			0 = A fault has not been detected.
3	LP_NP_ABLE	0, RO	Link Partner Next Page Able:
			1 = Link Partner does support Next Page.
			0 = Link Partner does not support Next Page.
2	NP_ABLE	1, RO/P	Next Page Able:
			1 = Indicates local device is able to send additional "Next Pages".
1	PAGE_RX	0, RO/COR	Link Code Word Page Received:
			1 = Link Code Word has been received, cleared on a read.
			0 = Link Code Word has not been received.

www national com

	Table 17. Auto-Negotiate Expansion Register (ANER), address 0x06 (Continued)				
Bit	Bit Name	Default	Description		
0	LP_AN_ABLE	0, RO	Link Partner Auto-Negotiation Able:		
			1 = indicates that the Link Partner supports Auto-Negotiation.		
			0 = indicates that the Link Partner does not support Auto-Negotiation.		

7.1.9 Auto-Negotiation Next Page Transmit Register (ANNPTR)

This register contains the next page information sent by this device to its Link Partner during Auto-Negotiation.

Table 18. Auto-Negotiation Next Page Transmit Register (ANNPTR), address 0x07

Bit	Bit Name	Default	Description
15	NP	0, RW	Next Page Indication:
			0 = No other Next Page Transfer desired.
			1 = Another Next Page desired.
14	RESERVED	0, RO	RESERVED: Writes ignored, read as 0.
13	MP	1, RW	Message Page:
			1 = Message Page.
			0 = Unformatted Page.
12	ACK2	0, RW	Acknowledge2:
			1 = Will comply with message.
			0 = Cannot comply with message.
			Acknowledge2 is used by the next page function to indicate that Local Device has the ability to comply with the message received.
11	TOG_TX	0, RO	Toggle:
			1 = Value of toggle bit in previously transmitted Link Code Word was 0.
			0 = Value of toggle bit in previously transmitted Link Code Word was 1.
			Toggle is used by the Arbitration function within Auto-Negotiation to ensure synchronization with the Link Partner during Next Page exchange. This bit shall always take the opposite value of the Toggle bit in the previously exchanged Link Code Word.
10:0	CODE	<000 0000 0001>, RW	If the MP bit is set (bit 13 of this register), then the code shall be interpreted as a "Message Page", as defined in annex 28C of IEEE 802.3u. Otherwise, the code shall be interpreted as an "Unformatted Page", and the interpretation is application specific.
			The default value of the CODE represents a Null Page as defined in Annex 28C of IEEE 802.3u.

7.2 EXTENDED REGISTERS

7.2.1 PHY Status Register (PHYSTS)

This register provides a single location within the register set for quick access to commonly accessed information.

Table 19. PHY Status Register (PHYSTS), address 0x10

Bit	Bit Name	Default	Description
15	RESERVED	0, RO	RESERVED: Write ignored, read as 0.
14	MDI-X mode	0, RO	MDI-X mode as reported by the Auto-Negotiation logic:
			This bit will be affected by the settings of the MDIX_EN and FORCE_MDIX bits in the PHYCR register. When MDIX is enable but not forced, this bit will update dynamically as the Auto-MDIX gorithm swaps between MDI and MDI-X configurations.
			1 = MDI pairs swapped
			(Receive on TPTD pair, Transmit on TPRD pair)
			0 = MDI pairs normal
			(Receive on TRD pair, Transmit on TPTD pair)
13	Receive Error Latch	0, RO/LH	Receive Error Latch:
			This bit will be cleared upon a read of the RECR register.
			1 = Receive error event has occurred since last read of RXERC (address 0x15, Page 0).
			0 = No receive error event has occurred.
12	Polarity Status	0, RO	Polarity Status:
			This bit is a duplication of bit 4 in the 10BTSCR register. This bit be cleared upon a read of the 10BTSCR register, but not upon read of the PHYSTS register.
			1 = Inverted Polarity detected.
			0 = Correct Polarity detected.
11	False Carrier Sense	0, RO/LH	False Carrier Sense Latch:
	Latch		This bit will be cleared upon a read of the FCSR register.
			1 = False Carrier event has occurred since last read of FCSCR dress 0x14).
			0 = No False Carrier event has occurred.
10	Signal Detect	0, RO/LL	100Base-TX unconditional Signal Detect from PMD.
9	Descrambler Lock	0, RO/LL	100Base-TX Descrambler Lock from PMD.
8	Page Received	0, RO	Link Code Word Page Received:
			This is a duplicate of the Page Received bit in the ANER regist but this bit will not be cleared upon a read of the PHYSTS register.
			1 = A new Link Code Word Page has been received. Cleared or read of the ANER (address 0x06, bit 1).
			0 = Link Code Word Page has not been received.
7	RESERVED	0, RO	RESERVED: Writes ignored, read as 0.
6	Remote Fault	0, RO	Remote Fault:
			1 = Remote Fault condition detected (cleared on read of BMSR dress 01h) register or by reset). Fault criteria: notification from L Partner of Remote Fault via Auto-Negotiation.
			0 = No remote fault condition detected.
5	Jabber Detect	0, RO	Jabber Detect: This bit only has meaning in 10 Mb/s mode
			This bit is a duplicate of the Jabber Detect bit in the BMSR regis except that it is not cleared upon a read of the PHYSTS registed 1 = Jabber condition detected.
			0 = No Jabber.

	Table 19. PHY Status Register (PHYSTS), address 0x10 (Continued)				
Bit	Bit Name	Default	Description		
4	Auto-Neg Complete	0, RO	Auto-Negotiation Complete:		
			1 = Auto-Negotiation complete.		
			0 = Auto-Negotiation not complete.		
3	Loopback Status	0, RO	Loopback:		
			1 = Loopback enabled.		
			0 = Normal operation.		
2	Duplex Status	0, RO	Duplex:		
			This bit indicates duplex status and is determined from Auto-Negotiation or Forced Modes.		
			1 = Full duplex mode.		
			0 = Half duplex mode.		
			Note: This bit is only valid if Auto-Negotiation is enabled and complete and there is a valid link or if Auto-Negotiation is disabled and there is a valid link.		
1	Speed Status	0, RO	Speed10:		
			This bit indicates the status of the speed and is determined from Auto-Negotiation or Forced Modes.		
			1 = 10 Mb/s mode.		
			0 = 100 Mb/s mode.		
			Note: This bit is only valid if Auto-Negotiation is enabled and complete and there is a valid link or if Auto-Negotiation is disabled anothere is a valid link.		
0	Link Status	0, RO	Link Status:		
			This bit is a duplicate of the Link Status bit in the BMSR register, except that it will not be cleared upon a read of the PHYSTS register.		
			1 = Valid link established (for either 10 or 100 Mb/s operation)		
			0 = Link not established.		

7.2.2 False Carrier Sense Counter Register (FCSCR)

This counter provides information required to implement the "False Carriers" attribute within the MAU managed object class of Clause 30 of the IEEE 802.3u specification.

Table 20. False Carrier Sense Counter Register (FCSCR), address 0x14

Bit	Bit Name	Default	Description			
15:8	RESERVED	0, RO	RESERVED: Writes ignored, Read as 0			
7:0	FCSCNT[7:0]	0, RO / COR	False Carrier Event Counter:			
			This 8-bit counter increments on every false carrier event. This counter sticks when it reaches its max count (FFh).			

7.2.3 Receiver Error Counter Register (RECR)

This counter provides information required to implement the "Symbol Error During Carrier" attribute within the PHY managed object class of Clause 30 of the IEEE 802.3u specification.

Table 21. Receiver Error Counter Register (RECR), address 0x15

Bit	Bit Name	Default	Description
15:8	RESERVED	0, RO	RESERVED: Writes ignored, Read as 0
7:0	RXERCNT[7:0]	0, RO / COR	RX_ER Counter:
			When a valid carrier is present and there is at least one occurrence of an invalid data symbol, this 8-bit counter increments for each receive error detected. This event can increment only once per valid carrier event. If a collision is present, the attribute will not increment. The counter sticks when it reaches its max count.

7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR)

Table 22. 100 Mb/s PCS Configuration and Status Register (PCSR), address 0x16

Bit	Bit Name	Default	Description
15:13	RESERVED	<00>, RO	RESERVED: Writes ignored, Read as 0.
12	RESERVED	0	RESERVED:
			Must be zero.
11	RESERVED	0	RESERVED:
			Must be zero.
10	TQ_EN	0, RW	100Mbs True Quiet Mode Enable:
			1 = Transmit True Quiet Mode.
			0 = Normal Transmit Mode.
9	SD FORCE PMA	0, RW	Signal Detect Force PMA:
			1 = Forces Signal Detection in PMA.
			0 = Normal SD operation.
8	SD_OPTION	1, RW	Signal Detect Option:
			1 = Enhanced signal detect algorithm.
			0 = Reduced signal detect algorithm.
7	DESC_TIME	0, RW	Descrambler Timeout:
			Increase the descrambler timeout. When set this should allow the device to receive larger packets (>9k bytes) without loss of synchronization.
			1 = 2ms
			0 = 722us (per ANSI X3.263: 1995 (TP-PMD) 7.2.3.3e)
6	RESERVED	0	RESERVED:
			Must be zero.
5	FORCE_100_OK	0, RW	Force 100Mb/s Good Link:
			1 = Forces 100Mb/s Good Link.
			0 = Normal 100Mb/s operation.
4	RESERVED	0	RESERVED:
			Must be zero.
3	RESERVED	0	RESERVED:
			Must be zero.
2	NRZI_BYPASS	0, RW	NRZI Bypass Enable:
			1 = NRZI Bypass Enabled.
			0 = NRZI Bypass Disabled.
1	RESERVED	0	RESERVED:
			Must be zero.
0	RESERVED	0	RESERVED:
			Must be zero.

7.2.5 LED Direct Control Register (LEDCR)

This register provides the ability to directly control the LED outputs. It does not provide read access to the LEDs.

Table 23. LED Direct Control Register (LEDCR), address 0x18

Bit	Bit Name	Default	Description			
15:6	RESERVED	0, RO	RESERVED: Writes ignored, read as 0.			
5	DRV_SPDLED	0, RW	1 = Drive value of SPDLED bit onto LED_SPEED output			
			0 = Normal operation			
4	DRV_LNKLED	0, RW	1 = Drive value of LNKLED bit onto LED_LINK output			
			0 = Normal operation			
3	RESERVED	0	RESERVED:			
			Must be zero.			
2	SPDLED	0, RW	Value to force on LED_SPEED output			
1	LNKLED	0, RW	Value to force on LED_LINK output			
0	RESERVED	0	RESERVED:			
			Must be zero.			

7.2.6 PHY Control Register (PHYCR)

Table 24. PHY Control Register (PHYCR), address 0x19

Bit	Bit Name	Default	Description
15	MDIX_EN	Strap, RW	Auto-MDIX Enable:
			1 = Enable Auto-neg Auto-MDIX capability.
			0 = Disable Auto-neg Auto-MDIX capability.
			The Auto-MDIX algorithm requires that the Auto-Negotiation Enable bit in the BMCR register to be set. If Auto-Negotiation is not enabled, Auto-MDIX should be disabled as well.
14	FORCE_MDIX	0, RW	Force MDIX:
			1 = Force MDI pairs to cross.
			(Receive on TPTD pair, Transmit on TPRD pair)
			0 = Normal operation.
13	PAUSE_RX	0, RO	Pause Receive Negotiated:
			Indicates that pause receive should be enabled in the MAC. Base on ANAR[11:10] and ANLPAR[11:10] settings.
			This function shall be enabled according to IEEE 802.3 Annex 28l Table 28B-3, "Pause Resolution", only if the Auto-Negotiated Highest Common Denominator is a full duplex technology.
12	PAUSE_TX	0, RO	Pause Transmit Negotiated:
			Indicates that pause transmit should be enabled in the MAC. Base on ANAR[11:10] and ANLPAR[11:10] settings.
			This function shall be enabled according to IEEE 802.3 Annex 28 Table 28B-3, "Pause Resolution", only if the Auto-Negotiated Hig est Common Denominator is a full duplex technology.
11	BIST_FE	0, RW/SC	BIST Force Error:
			1 = Force BIST Error.
			0 = Normal operation.
			This bit forces a single error, and is self clearing.
10	PSR_15	0, RW	BIST Sequence select:
			1 = PSR15 selected.
			0 = PSR9 selected.
9	BIST_STATUS	0, LL/RO	BIST Test Status:
			1 = BIST pass.
			0 = BIST fail. Latched, cleared when BIST is stopped.
			For a count number of BIST errors, see the BIST Error Count in th CDCTRL1 register.
8	BIST_START	0, RW	BIST Start:
			1 = BIST start.
			0 = BIST stop.
7	BP_STRETCH	0, RW	Bypass LED Stretching:
			This will bypass the LED stretching and the LEDs will reflect the iternal value.
			1 = Bypass LED stretching.
			0 = Normal operation.
6	RESERVED	0	RESERVED: Must be zero.

	Table 24. PHY Control Register (PHYCR), address 0x19 (Continued)						
Bit	Bit Name	Default	Description				
5	LED_CNFG[0]	Strap, RW	LED Configuration				
			LED_ CNFG[0] Mode Description				
			1 Mode 1				
			0 Mode2				
			In Mode 1 , LEDs are configured as follows: LED_LINK = ON for Good Link, OFF for No Link LED_SPEED = ON in 100Mb/s, OFF in 10Mb/s				
			In Mode 2, LEDs are configured as follows:				
			LED_LINK = ON for good Link, BLINK for Activity				
			LED_SPEED = ON in 100Mb/s, OFF in 10Mb/s				
4:0	PHYADDR[4:0]	Strap, RW	PHY Address: PHY address for port.				

7.2.7 10Base-T Status/Control Register (10BTSCR)

Table 25. 10Base-T Status/Control Register (10BTSCR), address 0x1A

Bit	Bit Name	Default	Description
15	RESERVED	0, RW	RESERVED:
			Must be zero.
14:12	RESERVED	0, RW	RESERVED:
			Must be zero.
11:9	SQUELCH	100, RW	Squelch Configuration:
			Used to set the Squelch 'ON' threshold for the receiver.
			Default Squelch ON is 330mV peak.
8	LOOPBACK_10_D IS	0, RW	In half-duplex mode, default 10BASE-T operation loops Transmit data to the Receive data in addition to transmitting the data on the physical medium. This is for consistency with earlier 10BASE2 and 10BASE5 implementations which used a shared medium. Setting this bit disables the loopback function.
			This bit does not affect loopback due to setting BMCR[14].
7	LP_DIS	0, RW	Normal Link Pulse Disable:
			1 = Transmission of NLPs is disabled.
			0 = Transmission of NLPs is enabled.
6	FORCE_LINK_10	0, RW	Force 10Mb Good Link:
			1 = Forced Good 10Mb Link.
			0 = Normal Link Status.
5	RESERVED	0, RW	RESERVED:
			Must be zero.
4	POLARITY	RO/LH	10Mb Polarity Status:
			This bit is a duplication of bit 12 in the PHYSTS register. Both bits will be cleared upon a read of 10BTSCR register, but not upon a read of the PHYSTS register.
			1 = Inverted Polarity detected.
			0 = Correct Polarity detected.
3	RESERVED	0, RW	RESERVED:
			Must be zero.
2	RESERVED	1, RW	RESERVED:
			Must be set to one.
1	HEARTBEAT_DIS	0, RW	Heartbeat Disable: This bit only has influence in half-duplex 10M mode.
			1 = Heartbeat function disabled.
			0 = Heartbeat function enabled.
			When the device is operating at 100Mb or configured for full duplex operation, this bit will be ignored - the heartbeat function is disabled.
0	JABBER_DIS	0, RW	Jabber Disable:
			Applicable only in 10BASE-T.
			1 = Jabber function disabled.
			0 = Jabber function enabled.

7.2.8 CD Test and BIST Extensions Register (CDCTRL1)

Table 26. CD Test and BIST Extensions Register (CDCTRL1), address 0x1B

Bit	Bit Name	Default	Description			
15:8	BIST_ERROR_CO	0, RO	BIST ERROR Counter:			
	UNT		Counts number of errored data nibbles during Packet BIST. This value will reset when Packet BIST is restarted. The counter stick when it reaches its max count.			
7:6	RESERVED	0, RW	RESERVED:			
			Must be zero.			
5	BIST_CONT_MOD	0, RW	Packet BIST Continuous Mode:			
	E		Allows continuous pseudo random data transmission without any break in transmission. This can be used for transmit VOD testing. This is used in conjunction with the BIST controls in the PHYCR Register (0x19h). For 10Mb operation, jabber function must be disabled, bit 0 of the 10BTSCR (0x1Ah), JABBER_DIS = 1.			
4	CDPATTEN_10	0, RW	CD Pattern Enable for 10Mb:			
			1 = Enabled.			
			0 = Disabled.			
3	RESERVED	0, RW	RESERVED:			
			Must be zero.			
2	10MEG_PATT_GA	0, RW	Defines gap between data or NLP test sequences:			
	P		1 = 15 μs.			
			$0 = 10 \ \mu s.$			
1:0	CDPATTSEL[1:0]	00, RW	CD Pattern Select[1:0]:			
			If CDPATTEN_10 = 1:			
			00 = Data, EOP0 sequence 01 = Data, EOP1 sequence 10 = NLPs 11 = Constant Manchester 1s (10MHz sine wave) for harmonic distortion testing.			

7.2.9 Energy Detect Control (EDCR)

Table 27. Energy Detect Control (EDCR), address 0x1D

Bit	Bit Name	Default	Description
15	ED_EN	0, RW	Energy Detect Enable:
			Allow Energy Detect Mode.
			When Energy Detect is enabled and Auto-Negotiation is disabled via the BMCR register, Auto-MDIX should be disabled via the PHY CR register.
14	ED_AUTO_UP	1, RW	Energy Detect Automatic Power Up:
			Automatically begin power up sequence when Energy Detect Data Threshold value (EDCR[3:0]) is reached. Alternatively, device could be powered up manually using the ED_MAN bit (ECDR[12]
13	ED_AUTO_DOWN	1, RW	Energy Detect Automatic Power Down:
			Automatically begin power down sequence when no energy is detected. Alternatively, device could be powered down using the ED_MAN bit (EDCR[12]).
12	ED_MAN	0, RW/SC	Energy Detect Manual Power Up/Down:
			Begin power up/down sequence when this bit is asserted. When set, the Energy Detect algorithm will initiate a change of Energy Detect state regardless of threshold (error or data) and timer values
11	ED_BURST_DIS	0, RW	Energy Detect Bust Disable:
			Disable bursting of energy detect data pulses. By default, Energy Detect (ED) transmits a burst of 4 ED data pulses each time the CI is powered up. When bursting is disabled, only a single ED data pulse will be send each time the CD is powered up.
10	ED_PWR_STATE	0, RO	Energy Detect Power State:
			Indicates current Energy Detect Power state. When set, Energy Detect is in the powered up state. When cleared, Energy Detect in the powered down state. This bit is invalid when Energy Detect is not enabled.
9	ED_ERR_MET	0, RO/COR	Energy Detect Error Threshold Met:
			No action is automatically taken upon receipt of error events. Thi bit is informational only and would be cleared on a read.
8	ED_DATA_MET	0, RO/COR	Energy Detect Data Threshold Met:
			The number of data events that occurred met or surpassed the Elergy Detect Data Threshold. This bit is cleared on a read.
7:4	ED_ERR_COUNT	0001, RW	Energy Detect Error Threshold:
			Threshold to determine the number of energy detect error events that should cause the device to take action. Intended to allow averaging of noise that may be on the line. Counter will reset after approximately 2 seconds without any energy detect data events.
3:0	ED_DATA_COUNT	0001, RW	Energy Detect Data Threshold:
			Threshold to determine the number of energy detect events that should cause the device to take actions. Intended to allow averaing of noise that may be on the line. Counter will reset after approimately 2 seconds without any energy detect data events.

8.0 Electrical Specifications

Note: All parameters are guaranteed by test, statistical analysis or design.

Absolute Maximum Ratings

Recommended Operating Conditions

Supply voltage (V_{CC})

Supply Voltage (V _{CC})	-0.5 V to 4.2 V
DC Input Voltage (V _{IN})	-0.5V to V_{CC} + 0.5V
DC Output Voltage (V _{OUT})	-0.5V to $V_{\rm CC}$ + 0.5V
Storage Temperature (T _{STG})	-65°C to 150°C
Max case temp	147 .7 °C
Max. die temperature (Tj)	150 °C
Lead Temp. (TL) (Soldering, 10 sec.)	260 °C

Commercial- Ambient Temperature (T_A) 0 to 70°C

Power Dissipation (P_D) 264 mW

Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.

Max

8.8

 $(R_{ZAP} = 1.5k, C_{ZAP} = 120 pF)$

Thermal Characteristic

4.0 kV

Units °C / W

3.3 Volts + .3V

Theta Junction to Case (T_{jc})

Theta Junction to Ambient (T_{ja}) degrees Celsius/Watt - No Airflow @ 1.0W

31.7 °C / W

Note: This is done with a JEDEC (2 layer 2 oz CU.) thermal test board

8.1 DC SPECS


ESD Rating

Symbol	Pin Types	Parameter	Conditions	Min	Тур	Max	Units
V _{IH}	I I/O	Input High Voltage	Nominal V _{CC}	2.0			V
V_{IL}	I I/O	Input Low Voltage				0.8	V
I _{IH}	I I/O	Input High Current	$V_{IN} = V_{CC}$			10	μΑ
I _{IL}	I I/O	Input Low Current	V _{IN} = GND			10	μΑ
V _{OL}	O, I/O	Output Low Voltage	I _{OL} = 4 mA			0.4	V
V _{OH}	O, I/O	Output High Voltage	$I_{OH} = -4 \text{ mA}$	Vcc - 0.5			V
V _{ledOL}	LED	Output Low Voltage	$I_{OL} = 2.5 \text{ mA}$			0.4	V
V _{ledOH}	LED	Output High Voltage	I _{OH} = -2.5 mA	Vcc - 0.5			V
l _{OZ}	I/O, O	TRI-STATE Leakage	$V_{OUT} = V_{CC}$			<u>+</u> 10	μΑ
V _{TPTD_100}	PMD Output Pair	100M Transmit Voltage		0.95	1	1.05	V
V _{TPTDsym}	PMD Output Pair	100M Transmit Voltage Symmetry				<u>+</u> 2	%
V _{TPTD_10}	PMD Output Pair	10M Transmit Voltage		2.2	2.5	2.8	V

Symbol	Pin Types	Parameter	Conditions	Min	Тур	Max	Units
C _{IN1}	I	CMOS Input Capacitance			5		pF
C _{OUT1}	0	CMOS Output Capacitance			5		pF
SD _{THon}	PMD Input Pair	100BASE-TX Signal detect turn- on threshold				1000	mV diff pk-pk
SD _{THoff}	PMD Input Pair	100BASE-TX Signal detect turn- off threshold		200			mV diff pk-pk
V _{TH1}	PMD Input Pair	10BASE-T Re- ceive Threshold				585	mV
I _{dd100}	Supply	100BASE-TX (Full Duplex)	I _{OUT} = 0 mA See Note		81		mA
I _{dd10}	Supply	10BASE-T (Full Duplex)	I _{OUT} = 0 mA See Note		92		mA


8.2 AC SPECS

8.2.1 Power Up Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.1.1	Post Power Up Stabilization time prior to MDC preamble for	MDIO is pulled high for 32-bit serial management initialization	167			ms
T2 4 2	register accesses	X1 Clock must be stable for a min. of 167ms at power up.				
T2.1.2	Hardware Configuration Latch- in Time from power up	Hardware Configuration Pins are described in the Pin Description section	167			ms
		X1 Clock must be stable for a min. of 167ms at power up.				
T2.1.3	Hardware Configuration pins transition to output drivers			50		ns


8.2.2 Reset Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.2.1	Post RESET Stabilization time prior to MDC preamble for register accesses	MDIO is pulled high for 32-bit serial management initialization		3		μs
T2.2.2	Hardware Configuration Latch- in Time from the Deassertion of RESET (either soft or hard)	Hardware Configuration Pins are described in the Pin Description section		3		μs
T2.2.3	Hardware Configuration pins transition to output drivers			50		ns
T2.2.4	RESET pulse width	X1 Clock must be stable for at min. of 1us during RESET pulse low time.	1			μs


Note: It is important to choose pull-up and/or pull-down resistors for each of the hardware configuration pins that provide fast RC time constants in order to latch-in the proper value prior to the pin transitioning to an output driver.

8.2.3 MII Serial Management Timing




Parameter	Description	Notes	Min	Тур	Max	Units
T2.3.1	MDC to MDIO (Output) Delay Time		0		30	ns
T2.3.2	MDIO (Input) to MDC Setup Time		10			ns
T2.3.3	MDIO (Input) to MDC Hold Time		10			ns
T2.3.4	MDC Frequency			2.5	25	MHz

8.2.4 100 Mb/s MII Transmit Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.4.1	TX_CLK High/Low Time	100 Mb/s Normal mode	16	20	24	ns
T2.4.2	TXD[3:0], TX_EN Data Setup to TX_CLK	100 Mb/s Normal mode	10			ns
T2.4.3	TXD[3:0], TX_EN Data Hold from TX_CLK	100 Mb/s Normal mode	0			ns


8.2.5 100 Mb/s MII Receive Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.5.1	RX_CLK High/Low Time	100 Mb/s Normal mode	16	20	24	ns
T2.5.2	RX_CLK to RXD[3:0], RX_DV, RX_ER Delay	100 Mb/s Normal mode	10		30	ns

Note: RX_CLK may be held low or high for a longer period of time during transition between reference and recovered clocks. Minimum high and low times will not be violated.


8.2.6 100BASE-TX Transmit Packet Latency Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.6.1	TX_CLK to PMD Output Pair Latency	100 Mb/s Normal mode		6		bits

Note: For Normal mode, latency is determined by measuring the time from the first rising edge of TX_CLK occurring after the assertion of TX_EN to the first bit of the "J" code group as output from the PMD Output Pair. 1 bit time = 10 ns in 100 Mb/s mode.


8.2.7 100BASE-TX Transmit Packet Deassertion Timing




Parameter	Description	Notes	Min	Тур	Max	Units
T2.7.1	TX_CLK to PMD Output Pair Deassertion	100 Mb/s Normal mode		6		bits

Note: Deassertion is determined by measuring the time from the first rising edge of TX_CLK occurring after the deassertion of TX_EN to the first bit of the "T" code group as output from the PMD Output Pair. 1 bit time = 10 ns in 100 Mb/s mode.

8.2.8 100BASE-TX Transmit Timing ($t_{R/F}$ & Jitter)






Parameter	Description	Notes	Min	Тур	Max	Units
T2.8.1	100 Mb/s PMD Output Pair $t_{\mbox{\scriptsize R}}$ and $t_{\mbox{\scriptsize F}}$		3	4	5	ns
	100 Mb/s t _R and t _F Mismatch				500	ps
T2.8.2	100 Mb/s PMD Output Pair Transmit Jitter				1.4	ns

Note: Normal Mismatch is the difference between the maximum and minimum of all rise and fall times

Note: Rise and fall times taken at 10% and 90% of the +1 or -1 amplitude

8.2.9 100BASE-TX Receive Packet Latency Timing




Parameter	Description	Notes	Min	Тур	Max	Units
T2.9.1	Carrier Sense ON Delay	100 Mb/s Normal mode		20		bits
T2.9.2	Receive Data Latency	100 Mb/s Normal mode		24		bits

Note: Carrier Sense On Delay is determined by measuring the time from the first bit of the "J" code group to the assertion of Carrier Sense.

Note: 1 bit time = 10 ns in 100 Mb/s mode

Note: PMD Input Pair voltage amplitude is greater than the Signal Detect Turn-On Threshold Value.

8.2.10 100BASE-TX Receive Packet Deassertion Timing




Parameter	Description	Notes		Тур	Max	Units
T2.10.1	Carrier Sense OFF Delay	100 Mb/s Normal mode		24		bits

Note: Carrier Sense Off Delay is determined by measuring the time from the first bit of the "T" code group to the deassertion of Carrier Sense.

Note: 1 bit time = 10 ns in 100 Mb/s mode


8.2.11 10 Mb/s MII Transmit Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.11.1	TX_CLK High/Low Time	10 Mb/s MII mode	190	200	210	ns
T2.11.2	TXD[3:0], TX_EN Data Setup to TX_CLK fall	10 Mb/s MII mode	25			ns
T2.11.3	TXD[3:0], TX_EN Data Hold from TX_CLK rise	10 Mb/s MII mode	0			ns

Note: An attached Mac should drive the transmit signals using the positive edge of TX_CLK. As shown above, the MII signals are sampled on the falling edge of TX_CLK.


8.2.12 10 Mb/s MII Receive Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.12.1	RX_CLK High/Low Time		160	200	240	ns
T2.12.2	RX_CLK to RXD[3:0], RX_DV Delay	10 Mb/s MII mode	100			ns
T2.12.3	RX_CLK rising edge delay from RXD[3:0], RX_DV Valid	10 Mb/s MII mode	100			ns

Note: RX_CLK may be held low for a longer period of time during transition between reference and recovered clocks. Minimum high and low times will not be violated.


8.2.13 10BASE-T Transmit Timing (Start of Packet)



Parameter	Description	Notes	Min	Тур	Max	Units
T2.13.1	Transmit Output Delay from the	10 Mb/s MII mode		3.5		bits
	Falling Edge of TX_CLK					ı


Note: 1 bit time = 100 ns in 10Mb/s.

8.2.14 10BASE-T Transmit Timing (End of Packet)



Parameter	Description	Notes	Min	Тур	Max	Units
T2.14.1	End of Packet High Time		250	300		ns
	(with '0' ending bit)					
T2.14.2	End of Packet High Time		250	300		ns
	(with '1' ending bit)					

8.2.15 10BASE-T Receive Timing (Start of Packet)




Parameter	Description	Notes	Min	Тур	Max	Units
T2.15.1	Carrier Sense Turn On Delay (PMD Input Pair to CRS)			630	1000	ns
T2.15.2	RX_DV Latency			10		bits
T2.15.3	Receive Data Latency	Measurement shown from SFD		8		bits

Note: 10BASE-T RX_DV Latency is measured from first bit of preamble on the wire to the assertion of RX_DV


Note: 1 bit time = 100 ns in 10 Mb/s mode.

8.2.16 10BASE-T Receive Timing (End of Packet)




Parameter	Description	Notes	Min	Тур	Max	Units
T2.16.1	Carrier Sense Turn Off Delay				1.0	μs

8.2.17 10 Mb/s Heartbeat Timing




Parameter	Description	Notes	Min	Тур	Max	Units
T2.17.1	CD Heartbeat Delay	All 10 Mb/s modes		1200		ns
T2.17.2	CD Heartbeat Duration	All 10 Mb/s modes		1000		ns

8.2.18 10 Mb/s Jabber Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.18.1	Jabber Activation Time			85		ms
T2.18.2	Jabber Deactivation Time			500		ms


8.2.19 10BASE-T Normal Link Pulse Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.19.1	Pulse Width			100		ns
T2.19.2	Pulse Period			16		ms

Note: These specifications represent transmit timings.


8.2.20 Auto-Negotiation Fast Link Pulse (FLP) Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.20.1	Clock, Data Pulse Width			100		ns
T2.20.2	Clock Pulse to Clock Pulse Period			125		μs
T2.20.3	Clock Pulse to Data Pulse Period	Data = 1		62		μs
T2.20.4	Burst Width			2		ms
T2.20.5	FLP Burst to FLP Burst Period			16		ms

Note: These specifications represent transmit timings.


8.2.21 100BASE-TX Signal Detect Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.21.1	SD Internal Turn-on Time				1	ms
T2.21.2	SD Internal Turn-off Time				350	μs

Note: The signal amplitude on PMD Input Pair must be TP-PMD compliant.

8.2.22 100 Mb/s Internal Loopback Timing




Parameter	Description	Notes	Min	Тур	Max	Units
T2.22.1	TX_EN to RX_DV Loopback	100 Mb/s internal loopback mode			240	ns

Note1: Due to the nature of the descrambler function, all 100BASE-TX Loopback modes will cause an initial "dead-time" of up to 550 μ s during which time no data will be present at the receive MII outputs. The 100BASE-TX timing specified is based on device delays after the initial 550 μ s "dead-time".

Note2: Measurement is made from the first rising edge of TX_CLK after assertion of TX_EN.


8.2.23 10 Mb/s Internal Loopback Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.23.1	TX_EN to RX_DV Loopback	10 Mb/s internal loopback mode			2	μs

Note: Measurement is made from the first rising edge of TX_CLK after assertion of TX_EN.


8.2.24 Isolation Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.24.1	From software clear of bit 10 in the BMCR register to the transi- tion from Isolate to Normal Mode				100	μs
T2.24.2	From Deassertion of S/W or H/W Reset to transition from Isolate to Normal mode				500	μs

Notes

Physical Dimensions inches (millimeters) unless otherwise noted



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which,

 (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Corporation

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Francais Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-254-4466

Fax: 65-250-4466 Email: ap.support@nsc.com National Semiconductor Japan Ltd.

Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

www.national.com