查询DRV134PAG4供应商

捷多邦,专业PCB打样工厂,24小时加急出货



AUDIO BALANCED LINE DRIVERS

FEATURES

- BALANCED OUTPUT
- LOW DISTORTION: 0.0005% at f = 1kHz
- WIDE OUTPUT SWING: 17Vrms into 600Ω
- HIGH CAPACITIVE LOAD DRIVE
- HIGH SLEW RATE: 15V/µs
- WIDE SUPPLY RANGE: ±4.5V to ±18V
- LOW QUIESCENT CURRENT: ±5.2mA
- 8-PIN DIP, SO-8, AND SOL-16 PACKAGES
- COMPANION TO AUDIO DIFFERENTIAL LINE RECEIVERS: INA134 and INA137
- IMPROVED REPLACEMENT FOR SSM2142

APPLICATIONS


- AUDIO DIFFERENTIAL LINE DRIVER
- AUDIO MIX CONSOLES
- DISTRIBUTION AMPLIFIER
- GRAPHIC/PARAMETRIC EQUALIZERS
- DYNAMIC RANGE PROCESSORS
- DIGITAL EFFECTS PROCESSORS
- TELECOM SYSTEMS
- HI-FI EQUIPMENT
- INDUSTRIAL INSTRUMENTATION

DESCRIPTION

The DRV134 and DRV135 are differential output amplifiers that convert a single-ended input to a balanced output pair. These balanced audio drivers consist of high performance op amps with on-chip precision resistors. They are fully specified for high performance audio applications and have excellent ac specifications, including low distortion (0.0005%) at 1kHz) and high slew rate (15V/µs).

The on-chip resistors are laser-trimmed for accurate gain and optimum output common-mode rejection. Wide output voltage swing and high output drive capability allow use in a wide variety of demanding applications. They easily drive the large capacitive loads associated with long audio cables. Used in combination with the INA134 or INA137 differential receivers, they offer a complete solution for transmitting analog audio signals without degradation.

The DRV134 is available in 8-pin DIP and SOL-16 surface-mount packages. The DRV135 comes in a space-saving SO-8 surface-mount package. Both are specified for operation over the extended industrial temperature range, -40° C to $+85^{\circ}$ C and operate from $-55^{\circ}C$ to $+125^{\circ}C$.



SPECIFICATIONS: V_s = ±18V


At $T_A = +25^{\circ}C$, $V_S = \pm 18V$, $R_L = 600\Omega$ differential connected between + V_O and $-V_O$, unless otherwise noted.

			DRV134PA, UA DRV135UA			
PARAMETER		CONDITIONS	MIN	ТҮР	MAX	UNITS
AUDIO PERFORMANCE						
Total Harmonic Distortion + Noise	THD+N	$f = 20Hz$ to $20kHz$, $V_0 = 10Vrms$		0.001		%
		$f = 1 kHz, V_0 = 10 V rms$		0.0005		%
Noise Floor, RTO ⁽¹⁾		20kHz BW		-98		dBu
Headroom, RTO ⁽¹⁾		THD+N < 1%		+27		dBu
INPUT						
Input Impedance ⁽²⁾	Z _{IN}			10		kΩ
Input Current	I _{IN}	V _{IN} = ±7.07V		±700	±1000	μΑ
GAIN		$[(+V_0) - (-V_0)]/V_{IN}$				
Differential		$V_{IN} = \pm 10V$				
Initial			5.8	6		dB
Error				±0.1	<u>+2</u>	%
vs Temperature				±10		ppm/°C
Single-Ended		$V_{IN} = \pm 5V$				
Initial			5.8	6		dB
Error				±0.7	<u>±2</u>	%
vs Temperature				±10		ppm/°C
Nonlinearity				0.0003		% of FS
OUTPUT						
Common-Mode Rejection, f = 1kHz	OCMR	See OCMR Test Circuit, Figure 4	46	68		dB
Signal Balance Ratio, f = 1kHz	SBR	See SBR Test Circuit, Figure 5	35	54		dB
Output Offset Voltage	ODIX		00	01		
Offset Voltage, Common-Mode	V _{OCM} ⁽³⁾	$V_{IN} = 0$		±50	±250	mV
vs Temperature	• OCM	VIN – C		±150	2200	μV/°C
Offset Voltage, Differential	V _{OD} ⁽⁴⁾	V _{IN} = 0		±1	±10	mV
vs Temperature	• OD	VIN – C		±5	210	μV/°C
vs Power Supply	PSRR	$V_{S} = \pm 4.5 V$ to $\pm 18 V$	80	110		dB
Output Voltage Swing, Positive	i orar	No Load ⁽⁵⁾	(V+) – 3	(V+) - 2.5		V
Negative		No Load ⁽⁵⁾	(V–) + 2	(V-) + 1.5		v
Impedance		110 2000	(.)	50		Ω
Load Capacitance, Stable Operation	CL	C _L Tied to Ground (each output)		1		μF
Short-Circuit Current	I _{SC}			±85		mA
FREQUENCY RESPONSE	-30					
Small-Signal Bandwidth				1.5		MHz
Slew Rate	SR			1.5		V/µs
Settling Time: 0.01%	OIX	V _{OUT} = 10V Step		2.5		ν/μ3 μs
Overload Recovery		Output Overdriven 10%		3		μs
POWER SUPPLY						μο
	V			+10		v
Rated Voltage	Vs		±4 E	±18	+19	
Voltage Range			±4.5	+= 2	±18 +5.5	V mA
Quiescent Current	Ι _Q	I _O = 0		±5.2	±5.5	mA
					a-	
Specification Range			-40		+85	°C
Operation Range			-55		+125	°C
Storage Range			-55		+125	°C
Thermal Resistance	$ heta_{JA}$					
8-Pin DIP SO-8 Surface Mount				100		°C/W
				150		°C/W

NOTES: (1) dBu = 20log (Vrms/0.7746). (2) Resistors are ratio matched but have $\pm 20\%$ absolute value. (3) $V_{OCM} = [(+V_O) + (-V_O)]/2$. (4) $V_{OD} = (+V_O) - (-V_O)$. (5) Guarantees linear operation. Includes common-mode offset.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Voltage, V+ to V	40V
Input Voltage Range	
Output Short-Circuit (to ground)	Continuous
Operating Temperature	–55°C to +125°C
Storage Temperature	55°C to +125°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may affect device reliability.



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


PACKAGE/ORDERING INFORMATION


PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER ⁽²⁾	TRANSPORT MEDIA
DRV134PA	8-Pin DIP	006	-40°C to +85°C	DRV134PA	Rails
DRV134UA	SOL-16 Surface Mount	211	-40°C to +85°C	DRV134UA	Rails
"	"	"	"	DRV134UA/1K	Tape and Reel
DRV135UA	SO-8 Surface Mount	182	-40°C to +85°C	DRV135UA	Rails
"	n	"	"	DRV135UA/2K5	Tape and Reel


NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. For detailed Tape and Reel mechanical information refer to Appendix B of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "DRV135UA/2K5" will get a single 2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.


TYPICAL PERFORMANCE CURVES


At $T_A = +25^{\circ}$ C, $V_S = \pm 18$ V, $R_L = 600\Omega$ differential connected between +V₀ and -V₀, unless otherwise noted.
















DIM INTERMODULATION DISTORTION vs OUTPUT AMPLITUDE




SYSTEM TOTAL HARMONIC DISTORTION+NOISE

TYPICAL PERFORMANCE CURVES (CONT)


At T_A = +25°C, V_S = ±18V, R_L = 600 Ω differential connected between +V_O and -V_O, unless otherwise noted.







OUTPUT VOLTAGE NOISE SPECTRAL DENSITY vs FREQUENCY 10k Voltage Noise (nV/\/Hz) 1k 100 ++ -10 10 100 1k 10k 100k 1M 1 Frequency (Hz)

OUTPUT VOLTAGE NOISE vs NOISE BANDWIDTH








TYPICAL PERFORMANCE CURVES (CONT)

At T_A = +25°C, V_S = ±18V, R_L = 600 Ω differential connected between +V_O and -V_O, unless otherwise noted.





Common-Mode Offset Voltage (mV)

Differential Offset Voltage (mV)

TYPICAL PERFORMANCE CURVES (CONT)

At T_A = +25°C, V_S = ±18V, R_L = 600 Ω differential connected between +V₀ and -V₀, unless otherwise noted.





APPLICATIONS INFORMATION

The DRV134 (and DRV135 in SO-8 package) converts a single-ended, ground-referenced input to a floating differential output with +6dB gain (G = 2). Figure 1 shows the basic connections required for operation. Decoupling capacitors placed close to the device pins are strongly recommended in applications with noisy or high impedance power supplies.

The DRV134 consists of an input inverter driving a crosscoupled differential output stage with 50Ω series output resistors. Characterized by low differential-mode output impedance (50 Ω) and high common-mode output impedance (1.6k Ω), the DRV134 is ideal for audio applications. Normally, +V_O is connected to +Sense, -V_O is connected to -Sense, and the outputs are taken from these junctions as shown in Figure 1. For applications with large dc cable offset errors, a 10 μ F electrolytic nonpolarized blocking capacitor at each sense pin is recommended as shown in Figure 2.




FIGURE 1. Basic Connections.




FIGURE 2. Complete Audio Driver/Receiver Circuit.

Excellent internal design and layout techniques provide low signal distortion, high output level (+27dBu), and a low noise floor (–98dBu). Laser trimming of thin film resistors assures excellent output common-mode rejection (OCMR) and signal balance ratio (SBR). In addition, low dc voltage offset reduces errors and minimizes load currents.

For best system performance, it is recommended that a high input-impedance difference amplifier be used as the receiver. Used with the INA134 (G = 0dB) or the INA137 (G = \pm 6dB) differential line receivers, the DRV134 forms a complete solution for driving and receiving audio signals, replacing input and output coupling transformers commonly used in professional audio systems (Figure 2). When used with the INA137 (G = -6dB) overall system gain is unity.

AUDIO PERFORMANCE


The DRV134 was designed for enhanced ac performance. Very low distortion, low noise, and wide bandwidth provide superior performance in high quality audio applications. Laser-trimmed matched resistors provide optimum output common-mode rejection (typically 68dB), especially when compared to circuits implemented with op amps and discrete precision resistors. In addition, high slew rate ($15V/\mu s$) and fast settling time ($2.5\mu s$ to 0.01%) ensure excellent dynamic response.


The DRV134 has excellent distortion characteristics. As shown in the distortion data provided in the typical performance curves, THD+Noise is below 0.003% throughout the audio frequency range under various output conditions. Both differential and single-ended modes of operation are shown. In addition, the optional 10 μ F blocking capacitors used to minimize V_{OCM} errors have virtually no effect on performance. Measurements were taken with an Audio Precision System One (with the internal 80kHz noise filter) using the THD test circuit shown in Figure 3.

Up to approximately 10kHz, distortion is below the measurement limit of commonly used test equipment. Furthermore, distortion remains relatively constant over the wide output voltage swing range (approximately 2.5V from the positive supply and 1.5V from the negative supply). A special output stage topology yields a design with minimum distortion variation from lot-to-lot and unit-to-unit. Furthermore, the small and large signal transient response curves demonstrate the DRV134's stability under load.

OUTPUT COMMON-MODE REJECTION

Output common-mode rejection (OCMR) is defined as the change in differential output voltage due to a change in output common-mode voltage. When measuring OCMR, V_{IN} is grounded and a common-mode voltage, V_{CM} , is applied to the output as shown in Figure 4. Ideally no differential mode signal (V_{OD}) should appear. However, a small mode-conversion effect causes an error signal whose magnitude is quantified by OCMR.








FIGURE 3. Distortion Test Circuit.

SIGNAL BALANCE RATIO

Signal balance ratio (SBR) measures the symmetry of the output signals under loaded conditions. To measure SBR an input signal is applied and the outputs are summed as shown in Figure 5. V_{OUT} should be zero since each output ideally is exactly equal and opposite. However, an error signal results from any imbalance in the outputs. This error is quantified by SBR. The impedances of the DRV134's out put stages are closely matched by laser trimming to minimize SBR errors. In an application, SBR also depends on the balance of the load network.




FIGURE 5. Signal Balance Ratio Test Circuit.

SINGLE-ENDED OPERATION

The DRV134 can be operated in single-ended mode without degrading output drive capability. Single-ended operation requires that the unused side of the output pair be grounded (both the V_O and Sense pins) to a low impedance return path. Gain remains +6dB. Grounding the negative outputs as shown in Figure 6 results in a noninverted output signal (G = +2) while grounding the positive outputs gives an inverted output signal (G = -2).




FIGURE 6. Typical Single-Ended Application.

For best rejection of line noise and hum differential mode operation is recommended. However, single-ended performance is adequate for many applications. In general singleended performance is comparable to differential mode (see THD+N typical performance curves), but the commonmode and noise rejection inherent in balanced-pair systems is lost.

CABLE

The DRV134 is capable of driving large signals into 600Ω loads over long cables. Low impedance shielded audio cables such as the standard Belden 8451 or 9452 (or similar) are recommended, especially in applications where long cable lengths are required.

THERMAL PERFORMANCE

The DRV134 and DRV135 have robust output drive capability and excellent performance over temperature. In most applications there is no significant difference between the DIP, SOL-16, and SO-8 packages. However, for applications with extreme temperature and load conditions, the SOL-16 (DRV134UA) or DIP (DRV134PA) packages are recommended. Under these conditions, such as loads greater than 600Ω or very long cables, performance may be degraded in the SO-8 (DRV135UA) package.

LAYOUT CONSIDERATIONS

A driver/receiver balanced-pair (such as the DRV134 and INA137) rejects the voltage differences between the grounds at each end of the cable, which can be caused by ground currents, supply variations, etc. In addition to proper bypassing, the suggestions below should be followed to achieve optimal OCMR and noise rejection.

- The DRV134 input should be driven by a low impedance source such as an op amp or buffer.
- As is the case for any single-ended system, the source's common should be connected as close as possible to the DRV134's ground. Any ground offset errors in the source will degrade system performance.
- Symmetry on the outputs should be maintained.
- Shielded twisted-pair cable is recommended for all applications. Physical balance in signal wiring should be maintained. Capacitive differences due to varying wire lengths may result in unequal noise pickup between the pair and degrade OCMR. Follow industry practices for proper system grounding of the cables.



PACKAGE OPTION ADDENDUM

6-Nov-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
DRV134PA	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
DRV134PAG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
DRV134UA	ACTIVE	SOIC	DW	16	48	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
DRV134UA/1K	ACTIVE	SOIC	DW	16	1000	Pb-Free (RoHS)	CU NIPDAU	Level-3-260C-168 HR
DRV134UA/1KE4	ACTIVE	SOIC	DW	16	1000	Pb-Free (RoHS)	CU NIPDAU	Level-3-260C-168 HR
DRV134UAE4	ACTIVE	SOIC	DW	16	48	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
DRV135UA	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
DRV135UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
DRV135UA/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
DRV135UAG4	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Post Office Box 655303 Dallas, Texas 75265

Texas Instruments

Copyright © 2006, Texas Instruments Incorporated