

DS1244Y 256K NV SRAM with Phantom Clock

FEATURES

- · Real time clock keeps track of hundredths of seconds, minutes, hours, days, date of the month, months, and vears
- 32K x 8 NV SRAM directly replaces volatile static RAM or EEPROM
- · Embedded lithium energy cell maintains calendar operation and retains RAM data
- · Watch function is transparent to RAM operation
- Month and year determine the number of days in each month; volid up to 1200
- Standard 28-pin JEDEC pinout
- Full 10% operating range
- Operating temperature range 0°C to 70°C
- Accuracy is better than ±1 minute/month @ 25°C
- Over 10 years of data retention in the absence of power
- Available in 120, 150 and 200 ns access time

ORDERING INFORMATION

DS1244Y-XXX

-120 120 ns access -150 150 ns access 200 ns access

DESCRIPTION

DS1244Y

The DS1244Y 256K NV SRAM with Phantom Clock is a fully static nonvolatile RAM (organized as 32,768 words by 8 bits) with a built-in real time clock. The DS1244Y has a self-contained lithium energy source and control circuitry which constantly monitors V_{CC} for an out-oftolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent garbled data in both the memory and real time clock.

©Copyright 1997 by Dallas Semiconductor Corporation. All Rights Reserved. For important information regarding patents and other intellectual property rights, please refer Dallas Semiconductor data books.



740 MIL EXTENDED

PIN DESCRIPTION

A _o -A ₁₄	-	Address Inputs
CE	-	Chip Enable
GND	-	Ground
DQ0-DQ7	-	Data In/Data Out
Vcc	-	Power (+5V)
WE	-	Write Enable
OE	-	Output Enable
NC	-	No Connect
RST	_	Reset

The Phantom Clock provides timekeeping information including hundredths of seconds, seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with less than 31 days, including correction for leap years. The Phantom Clock operates in either 24-hour or 12-hour format with an AM/PM indicator.



032697 1/12

RAM READ MODE

The DS1244Y executes a read cycle whenever $\overline{\text{WE}}$ (Write Enable) is inactive (high) and $\overline{\text{CE}}$ (Chip Enable) is active (low). The unique address specified by the 15 address inputs (A0-A14) defines which of the 32,768 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t_{ACC} (Access Time) after the last address input signal is stable, providing that $\overline{\text{CE}}$ and $\overline{\text{OE}}$ (Output Enable) access times and states are also satisfied. If $\overline{\text{OE}}$ and $\overline{\text{CE}}$ access times are not satisfied, then data access must be measured from the later occurring signal ($\overline{\text{CE}}$ or $\overline{\text{OE}}$) and the limiting parameter is either t_{CO} for $\overline{\text{CE}}$ or t_{OE} for $\overline{\text{OE}}$ rather than address access.

RAM WRITE MODE

The DS1244Y is in the write mode whenever the $\overline{\text{WE}}$ and $\overline{\text{CE}}$ signals are in the active (low) state after address inputs are stable. The latter occurring falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$. All address inputs must be kept valid throughout the write cycle. $\overline{\text{WE}}$ must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The $\overline{\text{OE}}$ control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output bus has been enabled ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ active) then $\overline{\text{WE}}$ will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS1244Y provides full functional capability for V_{CC} greater than 4.5 volts and write protects by approximately 4.0 volts. Data is maintained in the absence of V_{CC} without any additional support circuitry. The nonvolatile static RAM constantly monitors V_{CC}. Should the supply voltage decay, the RAM automatically write protects itself. All inputs to the RAM become "don't care" and all outputs are high impedance. As V_{CC} falls below approximately 3.0 volts, the power switching circuit connects the lithium energy source to RAM to retain data. During power–up, when V_{CC} rises above approximately 3.0 volts, the power switching circuit connects external V_{CC} to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after V_{CC} exceeds 4.5 volts.

PHANTOM CLOCK OPERATION

Communication with the Phantom Clock is established by pattern recognition on a serial bit stream of 64 bits which must be matched by executing 64 consecutive write cycles containing the proper data on DQ0. All accesses which occur prior to recognition of the 64-bit pattern are directed to memory.

After recognition is established, the next 64 read or write cycles either extract or update data in the Phantom Clock, and memory access is inhibited.

Data transfer to and from the timekeeping function is accomplished with a serial bit stream under control of Chip Enable (CE). Output Enable (OE), and Write Enable (WE). Initially, a read cycle to any memory location using the CE and OE control of the Phantom Clock starts the pattern recognition sequence by moving a pointer to the first bit of the 64-bit comparison register. Next, 64 consecutive write cycles are executed using the \overline{CE} and WE control of the SmartWatch. These 64 write cycles are used only to gain access to the Phantom Clock. Therefore, any address to the memory in the socket is acceptable. However, the write cycles generated to gain access to the Phantom Clock are also writing data to a location in the mated RAM. The preferred way to manage this requirement is to set aside just one address location in RAM as a Phantom Clock scratch pad. When the first write cycle is executed, it is compared to bit 0 of the 64-bit comparison register. If a match is found, the pointer increments to the next location of the comparison register and awaits the next write cycle. If a match is not found, the pointer does not advance and all subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition, the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues for a total of 64 write cycles as described above until all the bits in the comparison register have been matched (this bit pattern is shown in Figure 1). With a correct match for 64 bits, the Phantom Clock is enabled and data transfer to or from the timekeeping registers can proceed. The next 64 cycles will cause the Phantom Clock to either receive or transmit data on DQ0, depending on the level of the OE pin or the WE pin. Cycles to other locations outside the memory block can be interleaved with \overline{CE} cycles without interrupting the pattern recognition sequence or data transfer sequence to the Phantom Clock.

PHANTOM CLOCK REGISTER INFORMATION

The Phantom Clock information is contained in 8 registers of 8 bits, each of which is sequentially accessed one bit at a time after the 64–bit pattern recognition sequence has been completed. When updating the Phantom Clock registers, each register must be handled in groups of 8 bits. Writing and reading individual bits within a register could produce erroneous results. These read/write registers are defined in Figure 2.

Data contained in the Phantom Clock register is in binary coded decimal format (BCD). Reading and writing the registers is always accomplished by stepping through all 8 registers, starting with bit 0 of register 0 and ending with bit 7 of register 7.



PHANTOM CLOCK REGISTER DEFINITION Figure 1

NOTE:

The pattern recognition in Hex is C5, 3A, A3, 5C, C5, 3A, A3, 5C. The odds of this pattern being accidentally duplicated and causing inadvertent entry to the Phantom Clock is less than 1 in 10¹⁹. This pattern is sent to the Phantom Clock LSB to MSB.



PHANTOM CLOCK REGISTER DEFINITION Figure 2

AM-PM/12/24 MODE

Bit 7 of the hours register is defined as the 12- or 24-hour mode select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the AM/PM bit with logic high being PM. In the 24-hour mode, bit 5 is the second 10-hour bit (20-23 hours).

OSCILLATOR AND RESET BITS

Bits 4 and 5 of the day register are used to control the RESET and oscillator functions. Bit 4 controls the RESET (pin 1). When the RESET bit is set to logic 1, the RESET input pin is ignored. When the RESET bit is set

to logic 0, a low input on the $\overrightarrow{\text{RESET}}$ pin will cause the Phantom Clock to abort data transfer without changing data in the watch registers. Bit 5 controls the oscillator. When set to logic 1, the oscillator is off. When set to logic 0, the oscillator turns on and the watch becomes operational. These bits are shipped from the factory set to a logic 1.

ZERO BITS

Registers 1, 2, 3, 4, 5, and 6 contain one or more bits which will always read logic 0. When writing these locations, either a logic 1 or 0 is acceptable.

(0°C to 70°C)

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature

-0.3V to +7.0V 0°C to 70°C -40°C to +70°C 260°C for 10 seconds (See Note 13)

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Input Logic 1	VIH	2.2		V _{CC} +0.3	V	
Input Logic 0	V _{IL}	0.3		0.8	V	

DC ELECTRICAL CHARACTERISTICS

(0°C to 70°C; V_{CC} = 5V \pm 10%)

				(8 8 18 1		01 = 10/0
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Leakage Current	Ι _{ΙL}	-1.0		+1.0	μΑ	12
$\frac{I/O}{CE} \ge V_{IH} \le V_{CC}$	I _{IO}	-1.0		+1.0	μΑ	
Output Current @ 2.4V	I _{OH}	-1.0			mA	
Output Current @ 0.4V	I _{OL}	2.0			mA	
Standby Current $\overline{CE} = 2.2V$	I _{CCS1}		5.0	10	mA	
Standby Current $\overline{CE} = V_{CC} - 0.5V$	I _{CCS2}		3.0	5.0	mA	
Operating Current t _{CYC} = 200 ns	I _{CC01}			85	mA	

DC TEST CONDITIONS

Outputs are open; all voltages are referenced to ground.

CAPACITANCE

CAPACITANCE							
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES	
Input Capacitance	C _{IN}		5	10	pF		
Input/Output Capacitance	C _{I/O}		5	10	pF		

MEMORY AC ELECTRICAL CHARACTERISTICS (0°C to 70°C; V_{CC} = 5.0V \pm 10%) DS1244Y-120 DS1244Y-150 DS1244Y-200 SYMBOL NOTES PARAMETER UNITS MIN MAX MIN MIN MAX MAX Read Cycle Time t_{RC} 200 120 150 ns Access Time 120 150 200 t_{ACC} ns OE to Output Valid 60 70 100 ns t_{OE} CE to Output Valid 120 150 200 ns t_{CO} $\overline{\mathsf{OE}}$ or $\overline{\mathsf{CE}}$ to Output Active 5 5 5 5 t_{COE} ns Output High Z from Deselection 40 70 100 5 ns t_{OD} Output Hold from Address 5 5 5 ns t_{oH} Change Write Cycle Time 120 150 200 t_{WC} ns Write Pulse Width 90 100 150 ns 3 t_{WP} 0 0 Address Setup Time 0 ns t_{AW} Write Recovery Time 20 20 20 t_{WR} ns Output High Z from $\overline{\text{WE}}$ 40 70 80 5 ns toDW Output Active from WE tOEW 5 5 5 ns 5 Data Setup Time 50 60 80 ns 4 t_{DS} Data Hold Time from WE 20 20 20 4 ns t_{DH}

AC TEST CONDITIONS

Output Load:	50 pF + 1TTL Gate
Input Pulse Levels:	0-3V

Timing Measurement Reference Levels						
Input:	1.5V					
Output: 1.5V						
Input Pulse Rise and Fall T	5 ns					

PHANTOM CLOCK AC ELECTRICAL CHARACTERISTICS				(0°C to 70	0°C; V _{CC} =	4.5 to 5.5V)
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t _{RC}	120			ns	
CE Access Time	t _{CO}			100	ns	
OE Access Time	t _{OE}			100	ns	
CE to Output Low Z	t _{COE}	10			ns	
OE to Output Low Z	t _{OEE}	10			ns	
CE to Output High Z	t _{OD}			40	ns	5
OE to Output High Z	t _{ODO}			40	ns	5
Read Recovery	t _{RR}	20			ns	
Write Cycle Time	t _{WC}	120			ns	
Write Pulse Width	t _{WP}	100			ns	
Write Recovery	t _{WR}	20			ns	10
Data Setup Time	t _{DS}	40			ns	11
Data Hold Time	t _{DH}	10			ns	11
CE Pulse Width	t _{CW}	100			ns	
RESET Pulse Width	t _{RST}	200			ns	
CE High to Power–Fail	t _{PF}			0	ns	

POWER-DOWN/POWER-UP TIMING

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
CE at V _{IH} before Power–Down	t _{PD}	0			μs	
$\frac{V_{CC}}{(CE \text{ at } V_{IH})}$ Slew from 4.5V to 0V	t _F	300			μs	
$\frac{V_{CC}}{(CE}$ Slew from 0V to 4.5V (CE at V_{IH})	t _R	0			μs	
CE at V _{IH} after Power–Up	t _{REC}			2	ms	

(t_A = 25°C)

			-			$(i_A - 200)$
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Expected Data Retention Time	t _{DR}	10			years	9

WARNING:

Under no circumstances are negative undershoots, of any amplitude, allowed when device is in battery backup mode.



MEMORY READ CYCLE (NOTE 1)

MEMORY WRITE CYCLE 1 (NOTES 2, 6, AND 7)





MEMORY WRITE CYCLE 2 (NOTES 2 AND 8)

RESET FOR PHANTOM CLOCK



READ CYCLE TO PHANTOM CLOCK



032697 9/12



WRITE CYCLE TO PHANTOM CLOCK

POWER-DOWN/POWER-UP CONDITION



NOTES:

- 1. $\overline{\text{WE}}$ is high for a read cycle.
- 2. $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during write cycle, the output buffers remain in a high impedance state.
- 3. t_{WP} is specified as the logical AND of \overline{CE} and \overline{WE} . t_{WP} is measured from the latter of \overline{CE} or \overline{WE} going low to the earlier of \overline{CE} or \overline{WE} going high.
- 4. t_{DH} , t_{DS} are measured from the earlier of \overline{CE} or \overline{WE} going high.
- 5. These parameters are sampled with a 50 pF load and are not 100% tested.
- 6. If the CE low transition occurs simultaneously with or later than the WE low transition in Write Cycle 1, the output buffers remain in a high impedance state during this period.
- 7. If the CE high transition occurs prior to or simultaneously with the WE high transition, the output buffers remain in a high impedance state during this period.
- 8. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high impedance state during this period.
- 9. The expected t_{DR} is defined as accumulative time in the absence of V_{CC} with the clock oscillator running.
- 10. t_{WR} is a function of the latter occurring edge of \overline{WE} or \overline{CE} .
- 11. t_{DH} and t_{DS} are a function of the first occurring edge of \overline{WE} or \overline{CE} .
- 12. RST (Pin1) has an internal pull-up resistor.
- 13. Real–Time Clock Modules can be successfully processed through conventional wave–soldering techniques as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post solder cleaning with water washing techniques is acceptable, provided that ultrasonic vibration is not used.

DS1244Y 256K NV SRAM WITH PHANTOM CLOCK



PKG	28–PIN					
DIM	MIN	MAX				
A IN.	1.520	1.540				
MM	38.61	39.12				
B IN.	0.720	0.740				
MM	18.29	18.80				
C IN.	0.395	0.415				
MM	10.03	10.54				
D IN.	0.100	0.130				
MM	2.54	3.30				
E IN.	0.017	0.030				
MM	0.43	0.76				
F IN.	0.120	0.160				
MM	3.05	4.06				
G IN.	0.090	0.110				
MM	2.29	2.79				
H IN.	0.590	0.630				
MM	14.99	16.00				
J IN.	0.008	0.012				
MM	0.20	0.30				
K IN.	0.015	0.021				
MM	0.38	0.53				

