

Dual, Temperature-Controlled Resistors with Internally Calibrated Monitors and Password Protection

General Description


The DS1856 dual, temperature-controlled, nonvolatile (NV) variable resistors with three monitors consists of two 256-position, linear, variable resistors; three analog monitor inputs (MON1, MON2, MON3); and a direct-todigital temperature sensor. The device provides an ideal method for setting and temperature-compensating bias voltages and currents in control applications using minimal circuitry. The variable resistor settings are stored in EEPROM memory and can be accessed over the 2-wire serial bus.

Relative to other members of the family, the DS1856 is essentially a DS1859 with a DS1852-friendly memory map. In particular, the DS1856 can be configured so the 128 bytes of internal Auxiliary EEPROM memory is mapped into Main Device Table 00h and Table 01h, maintaining compatibility between both the DS1858/DS1859 and the DS1852. The DS1856 also features password protection equivalent to the DS1852, further enhancing compatibility between the two.

Applications

Optical Transceivers Optical Transponders Instrumentation and Industrial Controls **RF Power Amps** Diagnostic Monitoring

Typical Operating Circuit



SEMICONDUCTOR // // XI/VI

Features

- ♦ SFF-8472 Compatible
- Five Monitored Channels (Temperature, V_{CC}, MON1, MON2, MON3)
- ◆ Three External Analog Inputs (MON1, MON2, MON3) That Support Internal and External Calibration
- Scalable Dynamic Range for External Analog Inputs
- Internal Direct-to-Digital Temperature Sensor
- **Alarm and Warning Flags for All Monitored** Channels
- Two Linear, 256-Position, Nonvolatile Temperature-**Controlled Variable Resistors**
- Resistor Settings Changeable Every 2°C
- Three Levels of Security
- ◆ Access to Monitoring and ID Information Configurable with Separate Device Addresses
- 2-Wire Serial Interface
- Two Buffers with TTL/CMOS-Compatible Inputs and **Open-Drain Outputs**
- Operates from a 3.3V or 5V Supply
- ◆ -40°C to +95°C Operating Temperature Range


Ordering Information

PART	RES0/RES1 RESISTANCE (kΩ)	PIN-PACKAGE
DS1856E-050	50/50	16 TSSOP
DS1856E-050/T&R	50/50	16 TSSOP
DS1856B-050	50/50	16-Ball CSBGA

Ordering Information continued at end of data sheet.

- +Denotes lead free.
- *Future product—contact factory for availability. T&R denotes tape-and-reel.
- All parts operate at the -40°C to +95°C temperature range.

Pin Configurations



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Voltage Range on V _{CC} Relative to Ground0.5V to +6.0V	Operating Temper
Voltage Range on Inputs Relative	Programming Tem
to Ground*0.5V to (V _{CC} + 0.5V)	Storage Temperati
Voltage Range on Resistor Inputs Relative	Soldering Tempera
to Ground*0.5V to (V _{CC} + 0.5V)	
Current into Resistors5mA	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $(T_A = -40^{\circ}C \text{ to } +95^{\circ}C, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
Supply Voltage	V _C C	(Note 1)	2.85	5.50	V
Input Logic 1 (SDA, SCL)	V_{IH}	(Note 2)	0.7 x Vc	$V_{CC} + 0.3$	V
Input Logic 0 (SDA, SCL)	V _{IL}	(Note 2)	-0.3	+0.3 x V _C C	V
Resistor Inputs (L0, L1, H0, H1)			-0.3	V _{CC} + 0.3	V
Resistor Current	I _{RES}		-3	+3	mA
High-Impedance Resistor Current	IROFF			0.001 0.1	μΑ
Labort Logic Loyele (INIT INIO)		Input logic 1	1.6		V
Input Logic Levels (IN1, IN2)		Input logic 0		0.9	V

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.85V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +95^{\circ}\text{C}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	Icc	(Note 3)		1	2	mA
Input Leakage	I _I L		-200		+200	nA
Low-Level Output Voltage	V _{OL1}	3mA sink current	0		0.4	V
(SDA, OUT1, OUT2)	V _{OL2}	6mA sink current	0		0.6	\ \ \
Full-Scale Input (MON1, MON2, MON3)		At factory setting (Note 4)	2.4875	2.5	2.5125	V
Full-Scale V _{CC} Monitor		At factory setting (Note 5)	6.5208	6.5536	6.5864	V
I/O Capacitance	C _{I/O}				10	рF
Digital Power-On Reset	POD		1.0		2.2	V
Analog Power-On Reset	POA		2.0		2.6	V

^{*}Not to exceed 6.0V.

ANALOG RESISTOR CHARACTERISTICS

 $(V_{CC} = 2.85V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +95^{\circ}\text{C}, \text{ unless otherwise noted.})$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Position 00h Resistance (50kΩ)	T _A = +25°C	0.65	1.0	1.35	kΩ
Position FFh Resistance (50kΩ)	$T_A = +25^{\circ}C$	40	50	60	kΩ
Position 00h Resistance (30kΩ)	$T_A = +25^{\circ}C$		0.40		kΩ
Position FFh Resistance (30kΩ)	$T_A = +25^{\circ}C$		30		kΩ
Position 00h Resistance (20kΩ)	$T_A = +25$ °C	0.20	0.40	0.55	kΩ
Position FFh Resistance (20kΩ)	$T_A = +25$ °C	15	20	25	kΩ
Position 00h Resistance (10kΩ)	$T_A = +25$ °C		0.40		kΩ
Position FFh Resistance (10kΩ)	$T_A = +25^{\circ}C$		10		kΩ
Position 00h Resistance (2.5kΩ)	$T_A = +25^{\circ}C$	0.1	0.175	0.250	kΩ
Position FFh Resistance (2.5kΩ)	$T_A = +25^{\circ}C$	2.0	2.50	3.0	kΩ
Absolute Linearity	(Note 6)	-2		+2	LSB
Relative Linearity	(Note 7)	-1		+1	LSB
Temperature Coefficient	(Note 8)		50		ppm/°C

ANALOG VOLTAGE MONITORING

 $(V_{CC} = 2.85V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +95^{\circ}\text{C}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Resolution	ΔVMON			610		μV
Supply Resolution	ΔV _{CC}			1.6		mV
Input/Supply Accuracy (MON1, MON2, MON3, VCC)	A _{CC}	At factory setting		0.25	0.5	% FS (full scale)
Update Rate for MON1, MON2, MON3, Temp, or VCC	tframe	ne		47	60	ms
Input/Supply Offset (MON1, MON2, MON3, V _{CC})	Vos	(Note 14)		0	5	LSB

DIGITAL THERMOMETER

(V_{CC} = 2.85V to 5.5V, T_A = -40°C to +95°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Thermometer Error	T _{ERR}	-40°C to +95°C			±3.0	°C

NONVOLATILE MEMORY CHARACTERISTICS

 $(V_{CC} = 2.85V \text{ to } 5.5V)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EEPROM Writes		+70°C (Note 14)	50,000			Writes

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.85V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +95^{\circ}\text{C}, \text{ unless otherwise noted. See Figure 6.})$


PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS	
001 01-11 5-1-11-11	f	Fast mode	0	400	1.1.1-	
SCL Clock Frequency (Note 9)	fscl	Standard mode	0	100	kHz	
Bus Free Time Between STOP and	to =	Fast mode	1.3			
START Condition (Note 9)	tBUF	Standard mode	4.7		μs	
Hold Time (Repeated)		Fast mode	0.6			
START Condition (Notes 9, 10)	thd:Sta	Standard mode	4.0		μs	
LOW Period of SCL Clock (Note 9)	+. 0	Fast mode	1.3			
LOW Period of SCL Clock (Note 9)	tLOW	Standard mode	4.7		μs	
LIICH Paried of SCI Clock (Note 0)	t	Fast mode	0.6		μs	
HIGH Period of SCL Clock (Note 9)	tHIGH	Standard mode	4.0			
Data Hald Time (Notes 0, 11, 12)	thd:dat	Fast mode	0	0.9		
Data Hold Time (Notes 9, 11, 12)		Standard mode	0		μs	
Data Setup Time (Note 9)	1.	Fast mode	100		200	
Data Setup Time (Note 9)	tsu:dat	Standard mode	250		ns	
CTART Catus Time (Note 0)	to o	Fast mode	0.6			
START Setup Time (Note 9)	tsu:sta	Standard mode	4.7		μs	
Rise Time of Both SDA and SCL		Fast mode	20 + 0.1C _B	300		
Signals (Note 13)	t _R	Standard mode	20 + 0.1C _B	1000	ns	
Fall Time of Both SDA and SCL	+	Fast mode	20 + 0.1C _B	300	200	
Signals (Note 13)	tF	Standard mode	20 + 0.1C _B	300	ns	
Setup Time for STOP Condition	touloto	Fast mode	0.6		110	
Setup Time for STOP Condition tsu:sto		Standard mode	4.0	-	μs	
Capacitive Load for Each Bus Line	Св	(Note 13)		400	рF	
EEPROM Write Time	tw		10	20	ms	


- Note 1: All voltages are referenced to ground.
- Note 2: I/O pins of fast-mode devices must not obstruct the SDA and SCL lines if V_{CC} is switched off.
- $\textbf{Note 3:} \quad \text{SDA and SCL are connected to V_{CC} and all other input signals are connected to well-defined logic levels.}$
- **Note 4:** Full scale is user programmable. The maximum voltage that the MON inputs read is approximately full scale, even if the voltage on the inputs is greater than full scale.
- Note 5: This voltage defines the maximum range of the analog-to-digital converter voltage, not the maximum VCC voltage.
- **Note 6:** Absolute linearity is the difference of measured value from expected value at DAC position. The expected value is a straight line from measured minimum position to measured maximum position.
- **Note 7:** Relative linearity is the deviation of an LSB DAC setting change vs. the expected LSB change. The expected LSB change is the slope of the straight line from measured minimum position to measured maximum position.
- **Note 8:** See the *Typical Operating Characteristics*.
- Note 9: A fast-mode device can be used in a standard-mode system, but the requirement t_{SU:DAT} > 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{RMAX} + t_{SU:DAT} = 1000ns + 250ns = 1250ns before the SCL line is released.


- Note 10: After this period, the first clock pulse is generated.
- Note 11: The maximum tHD:DAT only has to be met if the device does not stretch the LOW period (tLOW) of the SCL signal.
- Note 12: A device must internally provide a hold time of at least 300ns for the SDA signal (see the V_{IH MIN} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- Note 13: C_B—total capacitance of one bus line, timing referenced to 0.9 x V_{CC} and 0.1 x V_{CC}.
- Note 14: Guaranteed by design.


Typical Operating Characteristics


(V_{CC} = 5.0V, T_A = +25°C, for both $50k\Omega$ and $20k\Omega$ versions, unless otherwise noted.)


















Typical Operating Characteristics (continued)


(V_{CC} = 5.0V, T_A = +25°C, for both 50k Ω and 20k Ω versions, unless otherwise noted.)


















Typical Operating Characteristics (continued)


 $(V_{CC} = 5.0V, T_A = +25^{\circ}C, \text{ for both } 50k\Omega \text{ and } 20k\Omega \text{ versions, unless otherwise noted.})$

















Pin Description

PIN	BALL	NAME	FUNCTION
1	B2	SDA	2-Wire Serial Data I/O Pin. Transfers serial data to and from the device.
2	A2	SCL	2-Wire Serial Clock Input. Clocks data into and out of the device.
3	C3	OUT1	Open-Drain Buffer Output
4	A1	IN1	TTL/CMOS-Compatible Input to Buffer
5	B1	OUT2	Open-Drain Buffer Output
6	C2	IN2	TTL/CMOS-Compatible Input to Buffer
7	C1	N.C.	No Connection
8	D1	GND	Ground
9	D3	MON1	External Analog Input
10	D4	MON2	External Analog Input
11	C4	MON3	External Analog Input
12	D2	LO	Low-End Resistor 0 Terminal. It is not required that the low-end terminals be connected to a potential less than the high-end terminals of the corresponding resistor. Voltage applied to any of the resistor terminals cannot exceed the power-supply voltage, V _{CC} , or go below ground.
13	В3	H0	High-End Resistor 0 Terminal. It is not required that the high-end terminals be connected to a potential greater than the low-end terminals of the corresponding resistor. Voltage applied to any of the resistor terminals cannot exceed the power-supply voltage, V _{CC} , or go below ground.
14	B4	L1	Low-End Resistor 1 Terminal
15	A4	H1	High-End Resistor 1 Terminal
16	А3	Vcc	Supply Voltage

Detailed Description

The user can read the registers that monitor the V_{CC}, MON1, MON2, MON3, and temperature analog signals. After each signal conversion, a corresponding bit is set that can be monitored to verify that a conversion has occurred. The signals also have alarm and warning flags that notify the user when the signals go above or below the user-defined value. Interrupts can also be set for each signal.

The position values of each resistor can be independently programmed. The user can assign a unique value to each resistor for every 2°C increment over the -40°C to +102°C range.

Two buffers are provided to convert logic-level inputs into open-drain outputs. Typically, these buffers are used to implement transmit (Tx) fault and loss-of-signal (LOS) functionality. Additionally, OUT1 can be asserted in the event that one or more of the monitored values go beyond user-defined limits.






Figure 1. Block Diagram

Table 1. Scales for Monitor Channels at Factory Setting

SIGNAL	+FS SIGNAL	+FS (hex)	-FS SIGNAL	-FS (hex)
Temperature	+127.984°	7FFC	-128°C	8000
Vcc	6.5528V	FFF8	OV	0000
MON1	2.4997V	FFF8	OV	0000
MON2	2.4997V	FFF8	OV	0000
MON3	2.4997V	FFF8	OV	0000

Table 2. Signal Comparison

SIGNAL	FORMAT
V _{CC}	Unsigned
MON1	Unsigned
MON2	Unsigned
MON3	Unsigned
Temperature	Two's complement

Monitored Signals

Each signal (VCC, MON1, MON2, MON3, and temperature) is available as a 16-bit value with 12-bit accuracy (left-justified) over the serial bus. See Table 1 for signal scales and Table 2 for signal format. The four LSBs should be masked when calculating the value. The 3 LSBs are internally masked with 0s.

The signals are updated every frame rate (t_{frame}) in a round-robin fashion.

The comparison of all five signals with the high and low user-defined values are done automatically. The corresponding flags are set to 1 within a specified time of the occurrence of an out-of-limit condition.

Calculating Signal Values

The LSB = $100\mu V$ for V_{CC} , and the LSB = $38.147\mu V$ for the MON signals when using factory default settings.

Monitor/Vcc Bit Weights

MSB	2 ¹⁵	214	2 ¹³	212	211	210	2 ⁹	28
LSB	27	2 ⁶	25	24	23	22	21	20

Vcc Conversion Examples

MSB (BIN)	LSB (BIN)	VOLTAGE (V)				
10000000	10000000	3.29				
11000000	11111000	4.94				

Table 3. Look-Up Table Address for Corresponding Temperature Values

TEMPERATURE (°C)	CORRESPONDING LOOK-UP TABLE ADDRESS
<-40	80h
-40	80h
-38	81h
-36	82h
-34	83h
_	_
+98	C5h
+100	C6h
+102	C7h
>+102	C7h

Monitor Conversion Example

MSB (BIN)	LSB (BIN)	VOLTAGE (V)
11000000	00000000	1.875
10000000	10000000	1.255

To calculate VCC, convert the unsigned 16-bit value to decimal and multiply by $100\mu V$.

To calculate MON1, MON2, or MON3, convert the unsigned 16-bit value to decimal and multiply by $38.147\mu V$.

To calculate the temperature, treat the two's complement value binary number as an unsigned binary number, then convert to decimal and divide by 256. If the result is greater than or equal to 128, subtract 256 from the result.

Temperature: high byte: -128°C to +127°C signed; low byte: 1/256°C.

Temperature Bit Weights

S	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	21	2 ⁰
2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8

Temperature Conversion Examples

MSB (BIN)	LSB (BIN)	TEMPERATURE (°C)
01000000	00000000	+64
01000000	00001111	+64.059
01011111	00000000	+95
11110110	00000000	-10
11011000	00000000	-40

Table 4. ADEN Address Configuration

ADEN (ADDRESS ENABLE)	NO. OF SEPARATE DEVICE ADDRESSES	ADDITIONAL INFORMATION
0	2	See Figure 2
1	1 (Main Device Only)	See Figure 3

Table 5. ADEN and ADFIX Bits

ADEN	ADFIX	AUXILIARY ADDRESS	MAIN ADDRESS
0	0	A0h	A2h
0	1	A0h	EEPROM (Table 03, 8Ch)
1	0	_	A2h
1	1	_	EEPROM (Table 03, 8Ch)




Figure 2. Memory Organization, ADEN = 0

Variable Resistors

The value of each variable resistor is determined by a temperature-addressed look-up table, which can assign a unique value (00h to FFh) to each resistor for every 2°C increment over the -40°C to +102°C range (see Table 3). See the *Temperature Conversion* section for more information.

The variable resistors can also be used in manual mode. If the TEN bit equals 0, the resistors are in manual mode and the temperature indexing is disabled.

The user sets the resistors in manual mode by writing to addresses 82h and 83h in Table 03 to control resistors 0 and 1, respectively.

Memory Description

The memory of the DS1856 is divided into two areas referred to as the Main Device and the Auxiliary Device. The Main Device comprises all of the DS1856 specific memory while the Auxiliary Device consists of 128 bytes of general-purpose EEPROM and is especially useful in GBIC applications. Main and Auxiliary




Figure 3. Memory Organization, ADEN = 1

memories can be accessed by two separate 2-wire slave addresses (see Table 4). The Main Device address is A2h (or determined by the value in Table 03, byte 8Ch, when ADFIX = 1) and the Auxiliary Device address is A0h (fixed). A configuration bit, ADEN (Table 03, byte 89h, bit 5), determines whether the DS1856 uses one or two 2-wire slave addresses. This feature can be used to save component count in SFF applications or other applications where both GBIC and monitoring functions are implemented and two device addresses are needed.

The memory organization for ADEN = 0 is shown in Figure 2. In this configuration, the 128 bytes of Auxiliary Device EEPROM are located at memory locations 00h to 7Fh and accessed using the Auxiliary Device 2-wire slave address of A0h (fixed). The remainder of the DS1856's memory is accessed using the Main Device address.

The memory organization of the second configuration, ADEN = 1, is shown in Figure 3. In this configuration, all

of the DS1856's memory including the Auxiliary memory is accessed using only the Main Device address. The Auxiliary Device memory is mapped into Table 00 and Table 01 in the Main Device. Both tables map to the same block of physical memory. This is done to improve the compatibility between previous members of this IC family such as the DS1858/DS1859 and the DS1852. In this configuration, the DS1856 ignores communication using the Auxiliary Device address.

The value of the Main Device address can be changed to a value other than the default value of A2h (see data sheet Table 5). There can be up to 128 devices sharing a common 2-wire bus, with each device having its own unique address. To change the Main Device address, first write the desired value to the Chip Address byte (Table 03, byte 8Ch). Then, enable the new address by setting ADFIX to a 1. Subsequent 2-wire communication must be performed using the new Main Device address. When ADFIX = 0, the Chip Address byte is ignored, and the Main Device address is set to A2h.

The DS1856 2-wire interface uses 8-bit addressing. which allows up to 256 bytes to be addressed traditionally on a given 2-wire slave address. However, since the Main Device contains more than 256 bytes, a table scheme is used. The lower 128 bytes of the Main Device, memory locations 00h to 7Fh, function as expected and are independent of the currently selected table. Byte 7Fh is the Table Select byte. This byte determines which memory table will be accessed by the 2-wire interface when address locations 80h to FFh. are accessed. Memory locations 80h to FFh are accessible only through the Main Device address. The Auxiliary Device address has no access to the tables, but the Auxiliary Device memory can be mapped into the Main Device's memory space (by setting ADEN = 1). Valid values for the Table Select byte are shown in the table below.

Table 6. Table Select Byte

TABLE SELECT BYTE	TABLE NAME					
00	Auxiliary Device Memory					
01	(When ADEN = 1)					
02	Does Not Exist					
03	Configuration					
04	Resistor 0 Look-up Table					
05	Resistor 1 Look-up Table					

Before attempting to read and write any of the bits or bytes mentioned in this section, it is important to look at the memory map provided in a subsequent section to verify what level of password is required. Password protection is described in the following section.

Password Protection

The DS1856 uses two 4-byte passwords to achieve three levels of access to various memory locations. The three levels of access are:

User Access: This is the default state after power-up. It allows read access to standard monitoring and status functions.

Level 1 Access: This allows access to customer data table (Tables 00 and 01) in addition to everything granted by User access. This level is granted by entering Password 1 (PW1).

Level 2 Access: This allows access to all memory, settings, and features, in addition to everything granted by Level 1 and User access. This level is granted by entering Password 2 (PW2).

To obtain a particular level of access, the corresponding password must be entered in the Password Entry

(PWE) bytes located in the Main Device at 7Bh to 7Eh. The value entered is compared to both the PW1 and PW2 settings located in Table 03, bytes B0h to B3h and Table 03, bytes B4h to B7h, respectively, to determine if access should be granted. Access is granted until the password is changed or until power is cycled.

Writing PWE can be done with any level of access, although PWE can never be read.

Writing PW1 and PW2 requires PW2 access. However, PW1 and PW2 can never be read, even with PW2 access.

On power-up, PWE is set to all 1s (FFFFh). As long as neither of the passwords are ever changed to FFFFh, then User access is the power-up default. Likewise, password protection can be intentionally disabled by setting the PW2 password to FFFFh.

Memory Map

The following table is the legend used in the memory map to indicate the access level required for read and write access.

Each table in the following memory map begins with a higher level view of a particular portion of the memory showing information such as row (8 bytes) and byte names. The tables are then followed, where applicable, by an Expanded Bytes table, which shows bit names and values. Furthermore, both tables use the permission legend to indicate the access required on a row, byte, and bit level.

The memory map is followed by a *Register Description* section, which describes bytes and bits in further detail.

Table 7. Password Permission

PERMISSION	READ	WRITE					
<0>		n the row is different than so look at each byte nissions.					
<1>	all	PW2					
<2>	all	NA					
<3>	all	all (The part also writes to this byte.)					
<4>	PW2	PW2 + mode_bit					
<5>	all	all					
<6>	NA	all					
<7>	PW1	PW1					
<8>	PW2	PW2					
<9>	NA	PW2					
<10>	PW2	NA					
<11>	all	PW1					

Memory Map

						LO	OWER	МЕМОІ	RY								
Row	Row		Wor	d 0			Wo	rd 1			Wo	rd 2			Wo	rd 3	
(hex)	Name	Byte	0/8	Byte	1/9	Byte	e 2/A	Byte	3/B	Byte	4/C	Byte	e 5/D	Byte	Byte 6/E Byte		9 7/F
00	<1>Threshold ₀	٦	Temp A	larm Hi		Temp Alarm Lo			Temp Warn Hi				Temp Warn Lo				
08	<1>Threshold ₁		V _{CC} Ala	arm Hi		V _{CC} Alarm Lo				V _{CC} V	Varn Hi		V _{CC} Warn Lo				
10	<1>Threshold ₂	1	Mon1 Alarm Hi			ı	Mon1 A	larm Lo)		Mon1 \	Narn H	i	Mon1 Warn Lo)
18	<1>Threshold ₃	1	Mon2 Al	larm Hi		1	Mon2 A	larm Lo)		Mon2 \	Narn H	i		Mon2 V	Varn Lo)
20	<1>Threshold ₄	1	Mon3 Al	larm Hi		ı	Mon3 A	larm Lo)		Mon3 \	Narn H	i		Mon3 V	Varn Lo)
28	<1>user ROM	E	E	Е	Ε	Е	Ε	Е	E	Е	E	Е	E	Е	Ε	Е	Œ
30	<1>user ROM	E	E	Е	Έ	Е	Έ	Е	E	Е	Ε	Е	E	Е	Ε	Е	Ε
38	<1>user ROM	E	E	Е	Έ	Е	Έ	Е	E	Е	Έ	Е	Ε	Е	Έ	Е	Έ
40	<1>user ROM	E	E	Е	Έ	Е	Έ	Е	E	Е	Ε	Е	Ε	Е	Έ	Е	Έ
48	<1>user ROM	El	E	Е	Ε	Е	Ε	Е	E	Е	Ε	E	Ε	Е	E	Е	Ε
50	<1>user ROM	E	E	E	Ε	Е	Ε	Е	E	Е	Ε	E	E	E	E	EE	
58	<1>user ROM	E	E	Е	Ε	Е	Ε	Е	E	EE		EE		EE		EE	
60	<2>Values ₀		Temp '			Vcc Value			Mon1 Value						Value		
68	<0>Values ₁		<2>Mon3	Value		<2>Res		served		<2>Res		served		<0>Status		<3>Update	
70	<2>Alrm Wrn	Alar		Ala	Ü	Reserved		Reserved		Warn ₁		Warn ₀		Reserved		Reserved	
78	<0>Table Select	<6>Res	erved	<6>Res	erved	<6>Reserved		<6>PWE m		E msb			<6>PW	/E Isb		<5>Tbl Sel	
						EXPANDED BYTES											
Byte	Byte	Bit	7	Bi	it6	Bit5 Bit4			Bit3		В	it2	Bit1		Bit0		
(hex)	Name	bit ₁₅	bit ₁₄	bit ₁₃	bit ₁₂	bit ₁₁	bit ₁₀	bit9	bit ₈	bit ₇	bit ₆	bit ₅	bit4	bit3	bit ₂	bit ₁	bit ₀
	User EE	E			E		Ε	Е		Е	Ε	E	E		E		E
	Temp Alarm	S	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°	2 ⁻¹	2-2	2-3	2-4	2 ⁻⁵	2-6	2-7	2-8
	Temp Warn	S	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°	2 ⁻¹	2 ⁻²	2 ⁻³	2-4	2 ⁻⁵	2-6	2 ⁻⁷	2-8
	Volt Alarm	215	214	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2°	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
	Volt Warn	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	25	2 ⁴	2 ³	2 ²	2 ¹	2°
28	User ROM	E		Е	E	Е	E	Е	E	Е	E	E	E	E	E	Е	E
30	User ROM	E		Е	Ε	Е	Έ	Е	E	Е	Ε	E	E	Е	E	EE	
38	User ROM	er ROM EE EE EE		EE EE		Е	E	EE		E	E	Е	E	Е	EE		
40	User ROM	E		Е	E	Е	E	Е	E	EE		E	E	E	E	EE	
48	User ROM	E	Ξ	Е	Ε	E	Ε	Е	E	Е	EE EE		E	EE		EE	
50	User ROM	E			E	E	E	Е		E	E		E	EE		EE	
58	User ROM	E		E	E.	E	E.	Е	E	E	E	E	E	E	E.	E	E

Memory Map (continued)

60	Temp Value	S	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º	2 ⁻¹	2-2	2-3	2-4	2-5	2-6	2-7	2-8
62	V _{CC} Value	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	211	2 ¹⁰	2º	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
64	Mon1 Value	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
66	Mon2 Value	215	2 ¹⁴	2 ¹³	2 ¹²	211	2 ¹⁰	2º	2 ⁸	27	2 ⁶	25	2 ⁴	2 ³	2 ²	2 ¹	2º
68	Mon3 Value	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
6E	Status	<2>Rl	niz	<11>Sc	<11>SoftHiz		<2>Reserved		<2>Reserved		<2>Reserved		ГхF	<2>RxL		<2>Rdyb	
6F	Update	Temp	Rdy	Vcc	V _{CC} Rdy		Mon1 Rdy		Mon2 Rdy		Mon3 Rdy		erved	Reserved		Reserved	
70	Alarm ₁	Temp	Hi Hi	Tem	p Lo	V _{CC} Hi		VCC	, Lo	Mon	1 Hi	Mon	1 Lo	Mon2 Hi		Mon2 Lo	
71	Alarm ₀	Mon3	3 Hi	Mon	3 Lo	Rese	erved	Rese	erved	Rese	erved	Rese	erved	Rese	erved	Mint	
74	Warn ₁	Temp	Hi Hi	Tem	p Lo	VC	V _{CC} Hi) Lo	Mon	ı1 Hi	Mon	1 Lo	Mon	2 Hi	Mon	2 Lo
75	Warn ₀	Mon3	3 Hi	Mon	3 Lo	Rese	erved	Rese	erved	Rese	erved	Rese	erved	Rese	erved	Rese	erved
7B	PWE msb	2 ³¹	2 ³⁰	2 ²⁹	2 ²⁸	2 ²⁷	2 ²⁶	2 ²⁵	2 ²⁴	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
7D	PWE Isb	215	2 ¹⁴	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	25	2 ⁴	2 ³	2 ²	2 ¹	2º
7F	Tbl Sel	2 ⁷	•	2	2 ⁶		2 ⁵) ⁴	2	<u>2</u> 3	2	<u>)</u> 2	2	1	2	0

	AUXILIARY (VALID WHEN ADEN = 0)									
Row	Row	Wo	ord 0	Word 1		Word 2		Word 3		
(hex)	Name	Byte 0/8	Byte 1/9	Byte 2/A	Byte 3/B	Byte 4/C	Byte 5/D	Byte 6/E	Byte 7/F	
00-7F	<1>EE	EE	EE	EE	EE	EE	EE	EE	EE	
			TABL	E 00/01 (VAL	ID WHEN A	DEN = 1)				
Row	Row	Wo	rd 0	Word 1		Word 2		Word 3		
(hex)	Name	Byte 0/8	Byte 1/9	Byte 2/A	Byte 3/B	Byte 4/C	Byte 5/D	Byte 6/E	Byte 7/F	
80-FF	<7>EE	EE	EE	EE	EE	EE	EE	EE	EE	

Memory Map (continued)

						TARI	E 03 (C	ONFIG	IIRAT	ION)							
Row	Row		Wo	rd 0			Wor		0.1.5	,	Wo	rd 2			Wo	rd 3	
(hex)	Name	Byte	e 0/8	Byte	e 1/9	Byte	e 2/A	Byte	3/B	Byte	4/C	Byte	Byte 5/D Byt		e 6/E	Byte 7/F	
80	<0>Config ₀		lode	<4>Ti	ndex	-	Res0	<4>R		<8>Res		<8>Res	served	-	served		served
88	<8>Config ₁	Int Er	nable		nfig	Rese	erved	Rese		chip			erved	Rs	hift ₁		shift ₀
90	<8>Scale ₀		Rese	erved			Vcc S	cale			Mon1	Scale		Mon2 Scale			
98	<8>Scale ₁		Mon3	Scale			Rese	rved			Res	erved		Reserved			
A0	<8>Offset ₀		Rese	erved			Vcc C	Offset			MON1	Offset			MON2	Offset	
A8	<8>Offset ₁		MON3	Offset			Rese	rved			Res	erved		Int	ernal Te	mp Of	set*
В0	<9>Pwd Value		PW1	msb			PW1	lsb			PW2	msb			PW:	2 Isb	
						E	EXPAN	DED B	YTES								
Byte	Byte	Bi	it7	В	t6	В	it5	Bi	t4	Bi	t3	Bi	t2	В	it1	Bit0	
(hex)	Name	bit ₁₅	bit ₁₄	bit ₁₃	bit ₁₂	bit ₁₁	bit ₁₀	bit9	bit ₈	bit ₇	bit ₆	bit ₅	bit4	bit3	bit ₂	bit ₁	bit ₀
80	Mode	Rese	erved	Rese	erved	Rese	erved	Rese	erved	Rese	rved	Rese	erved	TI	ΞN	А	EN
81	Tindex	2	2^{7}	2) ⁶	2	2 ⁵	2	,4	2 ³		2 ²		2 ¹		2°	
82	Res0		27)6 -	2	2 ⁵	2		2 ³		2 ²		2 ¹		2º	
83	Res1	2	<u>2</u> ⁷	2)6 -	2	<u>2</u> 5	2	,4	2 ³		2 ²		2 ¹		2º	
88	Int Enable	Temp		Vcc Mon1		on1	Mc	n2	Mon3		Rese	erved	Rese	erved	Res	erved	
89	Config	Reserved		Reserved		ADEN		AD		Rese		Rese			v 1		ıv 2
8C	Chip Addr	2	27	2) 6	2	25	2)4 -	2	3	2	2		2 ¹		2º
8E	Rshift ₁	Rese	Reserved Mon1 ²		Mo	n1¹	Мо	n1º	Rese	rved	Mo	n2²	Mo	n2¹	M	on2º	
8F	Rshift ₀		erved		n3²	Mo	n3¹	Мо	n3º	Rese	rved	Rese	rved	Rese	erved		erved
92	V _{CC} Scale	2 ¹⁵	214	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	2 ⁷	2 ⁶	25	24	2 ³	2 ²	2 ¹	2º
94	Mon1 Scale	2 ¹⁵	214	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2º
96	Mon2 Scale	2 ¹⁵	214	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	25	24	2 ³	2 ²	2 ¹	2º
98	Mon3 Scale	2 ¹⁵	214	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2º
A2	V _{CC} Offset	S	S	2 ¹⁵	214	2 ¹³	212	211	210	2º	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²
A4	Mon1 Offset	S	S	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²
A6	Mon2 Offset	S	S	2 ¹⁵	214	2 ¹³	2 ¹²	211	210	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²
A8	Mon3 Offset	S	S	2 ¹⁵	214	2 ¹³	2 ¹²	211	210	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²
AE	Temp Offset*	S	2 ⁸	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º	2-1	2-2	2-3	2-4	2 ⁻⁵	2-6
В0	PW1 msb	2 ³¹	2 ³⁰	2 ²⁹	2 ²⁸	227	2 ²⁶	2 ²⁵	224	2 ²³	222	2 ²¹	220	2 ¹⁹	2 ¹⁸	217	2 ¹⁶
B2	PW1 lsb	2 ¹⁵	214	213	212	211	210	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2º
B4	PW2 msb	2 ³¹	2 ³⁰	2 ²⁹	2 ²⁸	227	2 ²⁶	2 ²⁵	224	2 ²³	222	2 ²¹	220	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
B6	PW2 lsb	2 ¹⁵	214	213	212	211	210	2 ⁹	2 ⁸	27	2 ⁶	25	24	2 ³	2 ²	2 ¹	2º

^{*}The final result must be XOR'ed with BB40h.

____Memory Map (continued)

			TABLE (04 (LOOKUP	TABLE FOR	RESISTOR 0)	1		
Row	Row	Wor	d 0	Wor	rd 1	Wor	d 2	Wor	d 3
(hex)	Name	Byte 0/8	Byte 1/9	Byte 2/A	Byte 3/B	Byte 4/C	Byte 5/D	Byte 6/E	Byte 7/F
80	<8>LUT								
88	<8>LUT								
90	<8>LUT								
98	<8>LUT								
A0	<8>LUT								
A8	<8>LUT								
В0	<8>LUT								
B8	<8>LUT								
C0	<8>LUT								
C8		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty
D0		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty
D8		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty
E0		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty
E8		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty
F0		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
F8	<10>Res0 data			Resistor 0 Ca	libration Cons	tants (see dat	a sheet Table	8)	
				EXPAN	DED BYTES				
Byte (hex)	Byte Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
80-C7	Res0	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
F8-FF	Res0 data		Resistor 0 Calibration Constants (see data sheet Table 8 for weighting)						

Memory Map (continued)

			TABLE 0	(LOOKUP T	ABLE FOR R	ESISTOR 1)				
Row	Row	Wo	Word 0 Word 1 Word 2 Word 3							
(hex)	Name	Byte 0/8	Byte 1/9	Byte 2/A	Byte 3/B	Byte 4/C	Byte 5/D	Byte 6/E	Byte 7/F	
80	<8>LUT									
88	<8>LUT									
90	<8>LUT									
98	<8>LUT									
Α0	<8>LUT									
A8	<8>LUT									
В0	<8>LUT									
B8	<8>LUT									
C0	<8>LUT									
C8		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty	
D0		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty	
D8		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty	
E0		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty	
E8		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty	
F0		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
F8	<10>Res1 data		F	Resistor 1 Cali	bration Const	ants (see data	sheet Table 8	3)		
•				EXPAND	ED BYTES					
Byte (hex)	Byte Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
80-C7	Res1	27	2^{6}	2 ⁵	24	2 ³	2 ²	2 ¹	2°	
F8-FF	Res1 data	Resistor 1 Calibration Constants (see data sheet Table 8 for weighting)								

Register Descriptions

Name of Row

- Name of Byte <Read/Write><Volatile><Power-On-Value>
- Name of Byte <Read/Write><Nonvolitile><Factory-Default-Setting>

Threshold₀

- Temp High Alarm <R-all/W-pw2><NV><7FFFh> Temperature measurements above this two's complement threshold set its corresponding alarm bit.
 - Measurements below this threshold clear the alarm bit.
- Temp Low Alarm...... <R-all/W-pw2><NV><8000h> Temperature measurements below this two's complement threshold set its corresponding alarm bit.

 Measurements above this threshold clear the alarm bit.
- Temp High Warning . <R-all/W-pw2><NV><7FFFh> Temperature measurements above this two's complement threshold set its corresponding warning bit.

 Measurements below this threshold clear the warning bit.
- Temp Low Warning .. <R-all/W-pw2><NV><8000h> Temperature measurements below this
 two's complement threshold set its corresponding warning bit.
 Measurements above this threshold clear the warning bit.

Threshold₁

- *VCC High Alarm......* <R-all/W-pw2><NV><FFFFh> Voltage measurements of the V_{CC} input above this unsigned threshold set its corresponding alarm bit.
 - Measurements below this threshold clear the alarm bit.
- VCC Low Alarm....... <R-all/W-pw2><<NV><0000h> Voltage measurements of the V_{CC} input below this unsigned threshold set its corresponding alarm bit.
 Measurements above this threshold clear the alarm bit.
- *V_{CC} High Warning....* <R-all/W-pw2><NV><FFFFh> Voltage measurements of the V_{CC} input above this unsigned threshold set its corresponding warning bit. Measurements below this threshold clear the warning bit.
- *V_{CC} Low Warning.....* <R-all/W-pw2><<NV><0000h> Voltage measurements of the V_{CC} input below this unsigned threshold set its corresponding warning bit. Measurements above this threshold clear the warning bit.

Threshold₂

- *Mon1 High Alarm* <R-all/W-pw2><NV><FFFFh> Voltage measurements of the Mon1 input above this unsigned threshold set its corresponding alarm bit.
 - Measurements below this threshold clear the alarm bit.
- Mon1 Low Alarm <R-all/W-pw2><NV><0000h> Voltage measurements of the Mon1 input below this unsigned threshold set its corresponding alarm bit.

 Measurements above this threshold clear the alarm bit.
- *Mon1 High Warning*. <R-all/W-pw2><NV><FFFFh> Voltage measurements of the Mon1 input above this unsigned threshold set its corresponding warning bit. Measurements below this threshold clear the warning bit.
- Mon1 Low Warning.. <R-all/W-pw2><NV><0000h> Voltage measurements of the Mon1 input below this unsigned threshold set its corresponding warning bit. Measurements above this threshold clear the warning bit.

Register Descriptions (continued)

Threshold ₃	
C .	. <r-all w-pw2=""><nv><ffffh> Voltage measurements of the Mon2 input above this unsigned threshold set its corresponding alarm bit. Measurements below this threshold clear the alarm bit.</ffffh></nv></r-all>
	. <r-all w-pw2=""><nv><0000h> Voltage measurements of the Mon2 input below this unsigned threshold set its corresponding alarm bit. Measurements above this threshold clear the alarm bit.</nv></r-all>
• Mon2 High Warning	. <r-all w-pw2=""><nv><ffffh> Voltage measurements of the Mon2 input above this unsigned threshold set its corresponding warning bit. Measurements below this threshold clear the warning bit.</ffffh></nv></r-all>
• Mon2 Low Warning	· ·
Threshold ₄	
• Mon3 High Alarm	. <r-all w-pw2=""><nv><ffffh> Voltage measurements of the Mon3 input above this unsigned threshold set its corresponding alarm bit. Measurements below this threshold clear the alarm bit.</ffffh></nv></r-all>
• Mon3 Low Alarm	. <r-all w-pw2=""><nv><0000h> Voltage measurements of the Mon3 input below this unsigned threshold set its corresponding alarm bit. Measurements above this threshold clear the alarm bit.</nv></r-all>
• Mon3 High Warning	. <r-all w-pw2=""><nv><ffffh> Voltage measurements of the Mon3 input above this unsigned threshold set its corresponding warning bit. Measurements below this threshold clear the warning bit.</ffffh></nv></r-all>
• Mon3 Low Warning	. <r-all w-pw2=""><nv><0000h> Voltage measurements of the Mon3 input below this unsigned threshold set its corresponding warning bit. Measurements above this threshold clear the warning bit.</nv></r-all>
User ROM	
• User ROM	. <r-all w-pw2=""><nv><00h> Nonvolatile EEPROM memory.</nv></r-all>
A2D Value ₀	
· ·	. <r-all><w-na><0000h> The signed two's complement Direct-to- Temperature measurement.</w-na></r-all>
	. <r-all><w-na><0000h> Unsigned voltage measurement.</w-na></r-all>
	. <r-all><w-na><0000h> Unsigned voltage measurement. . <r-all><w-na><0000h> Unsigned voltage measurement.</w-na></r-all></w-na></r-all>



Register Descriptions (continued)

A2D Value₁

	•	Mo	n3 Meas	<r-all><w-na><0000h> Unsigned voltage measurement.</w-na></r-all>
	•	Res	served	<r-all><w-na><0000h></w-na></r-all>
	•	Sta	tus	<r-all><w-see bits=""><conditional></conditional></w-see></r-all>
		a)	Rhiz	<r-all><w-na><1b> High when resistor outputs are high impedance.</w-na></r-all>
		b)	Soft Hiz	<r-all><w-all><0b> Setting this bit will make resistor outputs high</w-all></r-all>
				impedance.
		c)	Reserved	<r-all><w-na><0b></w-na></r-all>
		d)		<r-all><w-na><conditional> Reflects the logic level to be output on pin Out1.</conditional></w-na></r-all>
		e)		<r-all><w-na><conditional> Reflects the logic level to be output on pin Out2.</conditional></w-na></r-all>
		f)		<r-all><w-na>< V_{CC} dependant > Ready Bar. When the supply is</w-na></r-all>
		-)	114)	above the Power-On-Analog (POA) trip point, this bit is active LOW.
				Thus, this bit reads a logic One if the supply is below POA or too low
				to communicate over the 2-wire bus.
	•	U_{D}	date	<r-all w-all=""><00h> Status of completed conversions. At Power-On,</r-all>
		\circ_P		these bits are cleared and will be set as each conversion is completed.
				These bits can be cleared so that a completion of a new conversion
				may be verified.
		a)	Temp Rdv	Temperature conversion is ready.
		b)		V _{CC} conversion is ready.
		c)		Mon1 conversion is ready.
		d)	•	Mon2 conversion is ready.
		e)	•	Mon3 conversion is ready.
Stati	10	υ)	wons ray	THORS conversion is ready.
Stati	15	Ala	ırm o	<r-all><w-na><10h> High Alarm Status bits.</w-na></r-all>
		a)		High Alarm Status for Temperature measurement.
		b)	•	Low Alarm Status for Temperature measurement.
		c)		High Alarm Status for V _{CC} measurement.
		d)		Low Alarm Status for V_{CC} measurement. This bit is set when the V_{CC}
		u)	, ((20	supply is below the POA trip point value. It clears itself when a VCC
				measurement is completed and the value is above the low threshold.
		e)	MON1 Hi	High Alarm Status for MON1 measurement.
		f)		Low Alarm Status for MON1 measurement.
		g)		High Alarm Status for MON2 measurement.
		h)		Low Alarm Status for MON2 measurement.
	•	,		<r-all><w-na><00h> Low Alarm Status bits.</w-na></r-all>
		a)		High Alarm Status for MON3 measurement.
		b)		Low Alarm Status for MON3 measurement.
		c)		Maskable Interrupt. If an alarm is present and the alarm is enabled then
		•)	1/1111/	this bit is high. Otherwise this bit is a zero.
	•	Res	served	<r-all><w-na><00h>.</w-na></r-all>
	•			<r-all><w-na><00h> High Warning Status bits.</w-na></r-all>
		a)		High Warning Status for Temperature measurement.
		b)		Low Warning Status for Temperature measurement.
		c)		High Warning Status for V _{CC} measurement.
		-,		

ued)

measurement. This bit is set when the V _{CC} point value. It clears itself when a V _{CC} and the value is above the low threshold. ON1 measurement. ON2 measurement. ON2 measurement.
w warning Status bits. DN3 measurement. DN3 measurement.
Fh> Password Entry. There are two The lower level password (PW1) has er plus those made available with PW1. PW2) has all of the access of PW1 th PW2. The value of the password reside by. Select. The upper memory tables of the riting the correct table value in this register. have a Table 01h then writing a 00h ora mat table.
H, which enables autocontrol of the LUT. O then the resistor values are writeable by are disabled. This allows the user to es by manually writing resistor values. The new value at the end of the write cycle. d Res1) should be written in the same condition is the end of the write cycle. H, which enables autocontrol of the LUT.

<R-pw2><W-pw2+AENb><00h> Holds the calculated index based on *T Index.....* the Temperature Measurement. This index is used for the address during Look-up of Tables 4 and 5.

happen in auto mode).

indexes are disabled. This allows the user to interactively test their modules by controlling the indexing for the look-up tables. The recalled values from the LUTs will appear in the resistor registers after the next completion of a temperature conversion (just like it would happen in auto mode). Both pots will update at the same time (just like it would

Register Descriptions (continued)

•	Res0	<r-pw2><w-pw2+tenb><ffh> The base value used for Resistor 0 and recalled from Table 4 at the memory address found in T Index. This register is updated at the end of the Temperature conversion.</ffh></w-pw2+tenb></r-pw2>
•	Res1	<r-pw2><w-pw2+tenb><ffh> The base value used for Resistor 1 and recalled from Table 5 at the memory address found in T Index.</ffh></w-pw2+tenb></r-pw2>
•	Reserved	This register is updated at the end of the Temperature conversion. <r-pw2><w-pw2><00h> SRAM.</w-pw2></r-pw2>
Config ₁		
•	Int Enable	<r-pw2 w-pw2=""><nv><f8h> Configures the maskable interrupt for the Out1 pin.</f8h></nv></r-pw2>
	a) Temp Enable	Temperature measurements, outside of the threshold limits, are enabled to create an active interrupt on the Out1 pin.
	b) VCC Enable	. VCC measurements, outside of the threshold limits, are enabled to create an active interrupt on the Out1 pin.
	c) MON1 Enable	MON1 measurements, outside of the threshold limits, are enabled to create an active interrupt on the Out1 pin.
	d) MON2 Enable	MON2 measurements, outside of the threshold limits, are enabled to create an active interrupt on the Out1 pin.
	e) MON3 Enable	MON3 measurements, outside of the threshold limits, are enabled to create an active interrupt on the Out1 pin.
	f) Reserved	EE.
•	,	<r-pw2 w-pw2=""><nv><00h> Configure the memory location and the polarity of the digital outputs.</nv></r-pw2>
	a) Reserved	
	b) ADEN	Auxiliary Device ENable. 128 bytes of EE are addressable depending on the value of this bit. When set to a 1, the memory is located in or as Table 01h. When set to a 0, the memory is addressed by using a Device
	c) ADFIX	address of A0h and the locations in memory are 00h to 7Fh. Device Fixable Address. When this bit is set to a 1, the main memory of the DS1856 is a Device Address equal to the value found in byte <i>chip_address</i> . When this bit is set to a 0 the main memory of the DS1856 is a Device Address of A2h.
		Enable the inversion of the relationship between IN1 and OUT1. Enable the inversion of the relationship between IN2 and OUT2.
•		This value becomes the Device address for the main memory when <i>ADFIX</i> bit is set.
•	Right Shift ₁	Allows for right-shifting the final answer of some voltage measurements. This allows for scaling the measurements to the smallest full-scale voltage and then right-shifting the final result so the reading is weighted to the correct lsb.
•	Right Shift ₀	Allows for right-shifting the final answer of some voltage measurements. This allows for scaling the measurements to the smallest full-scale voltage and then right-shifting the final result so the reading is weighted to the correct lsb.

Register Descriptions (continued)

$Scale_0$		
•	VCC Scale	<r-pw2 w-pw2=""><nv><6.5535V> Controls the Scaling or Gain of the VCC measurements.</nv></r-pw2>
•	MON1 Scale	<r-pw2 w-pw2=""><nv><2.500V> Controls the Scaling or Gain of the</nv></r-pw2>
•	MON2 Scale	MON1 measurements. <r-pw2 w-pw2=""><2.500V> Controls the Scaling or Gain of the MON2 measurements.</r-pw2>
Scale ₁		
•	MON3 Scale	<r-pw2 w-pw2=""><nv><2.500V> Controls the Scaling or Gain of the MON3 measurements.</nv></r-pw2>
$Offset_0$		
•	VCC Offset	<r-pw2 w-pw2=""><nv><0000h> Allows for offset control of V_{CC} measurement if desired.</nv></r-pw2>
•	MON1 Offset	<r-pw2 w-pw2=""><nv><0000h> Allows for offset control of MON1</nv></r-pw2>
•	MON2 Offset	measurement if desired. <r-pw2 w-pw2=""><nv><0000h> Allows for offset control of MON2 measurement if desired.</nv></r-pw2>
Offset ₁		
•	MON3 Offset	<r-pw2 w-pw2=""><nv><0000h> Allows for offset control of MON3 measurement if desired.</nv></r-pw2>
•	Temp Offset	<r-pw2 w-pw2=""><nv><0000h> Allows for offset control of Temp measurement if desired.</nv></r-pw2>
PWD Val	ne	
•		<r-na w-pw2=""><nv><ffffffff> The PWE value is compared against the value written to this location to enable PW1 access. At power-on, the PWE value is set to all ones. Thus writing these bytes to all ones grants PW1 access on power-up without writing the password entry.</ffffffff></nv></r-na>
•	Password 2	<r-na w-pw2=""><nv><fffffffh> The PWE value is compared against the value written to this location to enable PW2 access. At power-on, the PWE value is set to all ones. Thus writing these bytes to all ones grants PW2 access on power-up without writing the password entry.</fffffffh></nv></r-na>
LUT		
•		The unsigned value for Resistor 0. The unsigned value for Resistor 1.



Programming the Look-up Table (LUT)

The following equation can be used to determine which resistor position setting, 00h to FFh, should be written in the LUT to achieve a given resistance at a specific temperature.

$$pos(\alpha, R, C) = \frac{R - u \times \left[1 + v \times (C - 25) + w \times (C - 25)^{2}\right]}{(x) \times \left[1 + y \times (C - 25) + z \times (C - 25)^{2}\right]} -$$

R = the resistance desired at the output terminal

C = temperature in degrees Celsius

u, v, w, x₁, x₀, y, z, and α are calculated values found in the corresponding look-up tables. The variable x from the equation above is separated into x₁ (the MSB of x) and x₀ (the LSB of x). Their addresses and LSB values are given below. The variable y is assigned a value. All other variables are unsigned. Resistor 0 variables are found in Table 04, and Resistor 1 variables are found in Table 05.

When shipped from the factory, all other memory locations in the LUTs are programmed to FFh.

Table 8. Calibration Constants

ADDRESS	VARIABLE	LSB
F8h	u	20
F9h	V	20E-6
FAh	W	100E-9
FBh	X1	21
FCh	x0	2 ⁻⁷
FDh	.,	2E-6 (signed)
FUII	У	8E-6 (signed) for 2.5k resistor
FEh	Z	10E-9
FFh	α	2 ⁻²

Internal Calibration

The DS1856 has two methods for scaling an analog input to a digital result. The two methods are gain and offset. Each of the inputs (VCC, MON1, MON2, and MON3) has a unique register for the gain and the offset found in Table 03h, 92h to 99h, and A2h to A9h.

To scale the gain and offset of the converter for a specific input, you must first know the relationship between the analog input and the expected digital result. The input that would produce a digital result of all zeros is the null value (normally this input is GND). The input that would produce a digital result of all ones is the full-scale (FS) value. The FS value is also found by multiplying an all-ones digital answer by the weighted LSB (e.g., since the digital reading is a 16-bit register, let us assume that the LSB of the lowest weighted bit is $50\mu V$, then the FS value is $65,535 \times 50\mu V = 3.27675V$).

A binary search is used to scale the gain of the converter. This requires forcing two known voltages to the input pin. It is preferred that one of the forced voltages is the null input and the other is 90% of FS. Since the LSB of the least significant bit in the digital reading register is known, the expected digital results are also known for both inputs (null/LSB = CNT1 and 90%FS/LSB = CNT2).

The user might not directly force a voltage on the input. Instead they have a circuit that transforms light, frequency, power, or current to a voltage that is the input to the DS1856. In this situation, the user does not need to know the relationship of voltage to expected digital result but instead knows the relationship of light, frequency, power, or current to the expected digital result.

An explanation of the binary search used to scale the gain is best served with the following example pseudocode:

/* Assume that the null input is 0.5V. */

/* In addition, the requirement for LSB is 50µV. */

FS = 65535 x 50E-6; /* 3.27675 */
CNT1 = 0.5 / 50E-6; /* 10000 */
CNT2 = 0.90 x FS / 50E-6; /* 58981.5 */

/* Thus the null input 0.5V and the 90% of FS input is 2.949075V. */

Set the trim-offset-register to zero;

Set Right-Shift register to zero (typically zero. See the *Right-Shifting* section);

gain_result = 0h;

Clamp = FFF8h/2^(Right_Shift_Register);

For n = 15 down to 0

begin

gain_result = gain_result + 2^n; Force the 90% FS input (2.949075V);

Meas2 = read the digital result from the part;

If Meas2 >= Clamp then

gain_result = gain_result - 2^n;

Else

Force the null input (0.5V);

Meas1 = read the digital result from the part;

if (Meas2 – Meas1) > (CNT2 – CNT1) then

gain_result = gain_result - 2^n;

end;

Set the gain register to gain_result;

The gain register is now set and the resolution of the conversion will best match the expected LSB. The next step is to calibrate the offset of the DS1856. With the correct gain value written to the gain register, again force the null input to the pin. Read the digital result from the part (Meas1). The offset value is equal to the negative value of Meas1.

$$Offset_Register = \left[\begin{array}{c} \underline{Meas1} \\ 4 \end{array} \right]$$

The calculated offset is now written to the DS1856 and the gain and offset scaling is now complete.

Right-Shifting A/D Conversion Result (Scalable Dynamic Ranging)

The right-shifting method is used to regain some of the lost ADC range of a calibrated system. If a system is calibrated so the maximum expected input results in a digital output value of less than 7FFFh (1/2 FS), then it is a candidate for using the right-shifting method.

If the maximum desired digital output is less than 7FFFh, then the calibrated system is using less than 1/2 of the ADC's range. Similarly, if the maximum desired digital output is less than 1FFFh, then the calibrated system is only using 1/8 of the ADC's range. For example, if using a zero for the right-shift during internal calibration and the maximum expected input results in a maximum digital output less than 1FFCh, only 1/8 of the ADC's range is used. If left like this, the three MS bits of the ADC will never be used. In this example, a value of 3 for the right-shifting maximizes the ADC range. No resolution is lost since this is a 12-bit converter that is left justified. The

value can be right-shifted four times without losing resolution. Table 9 shows when the right-shifting method can be used.

Temperature Conversion

The direct-to-digital temperature sensor measures temperature through the use of an on-chip temperature measurement technique with a -40°C to +102°C operating range. Temperature conversions are initiated upon power-up, and the most recent conversion is stored in memory locations 60h and 61h of the Main Device, which are updated every tframe. Temperature conversions do not occur during an active read or write to memory.

The value of each resistor is determined by the temperature-addressed look-up table. The look-up table assigns a unique value to each resistor for every 2°C increment with a 1°C hysteresis at a temperature transition over the operating temperature range (see Figure 4).

Table 9. Right Shifting

OUTPUT RANGE USED WITH ZERO RIGHT-SHIFTS	NUMBER OF RIGHT-SHIFTS NEEDED
0hFFFFh	0
0h7FFFh	1
0h3FFFh	2
0h1FFFh	3
0h0FFFh	4




Figure 4. Look-Up Table Hysteresis

Power-Up and Low-Voltage Operation

During power-up, the device is inactive until V_{CC} exceeds the digital power-on-reset voltage (POD). At this voltage, the digital circuitry, which includes the 2-wire interface, becomes functional. However, EEPROM-backed registers/settings cannot be internally read (recalled into shadow SRAM) until V_{CC} exceeds the analog power-on-reset voltage (POA), at which time the remainder of the device becomes fully functional. Once V_{CC} exceeds POA, the RDYB bit in byte 6Eh of the Main Device memory is timed to go from a 1 to a 0 and indicates when analog-to-digital conversions begin. If V_{CC} ever dips below POA, the RDYB bit reads as a 1 again. Once a device exceeds POA and the EEPROM is recalled, the values remain active (recalled) until V_{CC} falls below POD.

For 2-wire device addresses sourced from EEPROM (ADFIX = 1), the device address defaults to A2h until V_{CC} exceeds POA and the EEPROM values are recalled. The Auxiliary Device (A0h) is always available within this voltage window (between POD and the EEPROM recall) regardless of the programmed state of ADEN.

Furthermore, as the device powers up, the V_{CC} lo alarm flag (bit 4 of 70h in Main Device) defaults to a 1 until the first V_{CC} analog-to-digital conversion occurs and sets or clears the flag accordingly.

_2-Wire Operation

Clock and Data Transitions: The SDA pin is normally pulled high with an external resistor or device. Data on the SDA pin may only change during SCL-low time periods. Data changes during SCL-high periods will indicate a START or STOP condition depending on the conditions discussed below. See the timing diagrams in Figures 5 and 6 for further details.

START Condition: A high-to-low transition of SDA with SCL high is a START condition that must precede any other command. See the timing diagrams in Figures 5 and 6 for further details.

STOP Condition: A low-to-high transition of SDA with SCL high is a STOP condition. After a read or write sequence, the stop command places the DS1856 into a low-power mode. See the timing diagrams in Figures 5 and 6 for further details.

Acknowledge: All address and data bytes are transmitted through a serial protocol. The DS1856 pulls the SDA line low during the ninth clock pulse to acknowledge that it has received each word.

Standby Mode: The DS1856 features a low-power mode that is automatically enabled after power-on, after a STOP command, and after the completion of all internal operations.

Device Addressing: The DS1856 must receive an 8-bit device address, the slave address byte, following a START condition to enable a specific device for a read or write operation. The address is clocked into this part MSB to LSB. The address byte consists of either A2h or the value in Table 03, 8Ch for the Main Device or A0h for the Auxiliary Device, then the R/W bit. This byte must match the address programmed into Table 03, 8Ch or A0h (for the Auxiliary Device). If a device address match occurs, this part will output a zero for one clock cycle as an acknowledge and the corresponding block of memory is enabled (see the *Memory* Organization section). If the R/\overline{W} bit is high, a read operation is initiated. If the R/W is low, a write operation is initiated (see the *Memory Organization* section). If the address does not match, this part returns to a lowpower mode.

Write Operations

After receiving a matching address byte with the R/W bit set low, if there is no write protect, the device goes into the write mode of operation (see the Memory Organization section). The master must transmit an 8bit EEPROM memory address to the device to define the address where the data is to be written. After the byte has been received, the DS1856 transmits a zero for one clock cycle to acknowledge the address has been received. The master must then transmit an 8-bit data word to be written into this address. The DS1856 again transmits a zero for one clock cycle to acknowledge the receipt of the data. At this point, the master must terminate the write operation with a STOP condition. The DS1856 then enters an internally timed write process tw to the EEPROM memory. All inputs are disabled during this byte write cycle.

Page Write

The DS1856 is capable of an 8-byte page write. A page is any 8-byte block of memory starting with an address evenly divisible by eight and ending with the starting address plus seven. For example, addresses 00h through 07h constitute one page. Other pages would be addresses 08h through 0Fh, 10h through 17h, 18h through 1Fh, etc.

A page write is initiated the same way as a byte write, but the master does not send a STOP condition after the first byte. Instead, after the slave acknowledges the data byte has been received, the master can send up to seven more bytes using the same nine-clock sequence. The master must terminate the write cycle with a STOP condition or the data clocked into the DS1856 will not be latched into permanent memory.

The address counter rolls on a page during a write. The counter does not count through the entire address space as during a read. For example, if the starting address is 06h and 4 bytes are written, the first byte goes into address 06h. The second goes into address 07h. The third goes into address 00h (not 08h). The fourth goes into address 01h. If 9 bytes or more are written before a STOP condition is sent, the first bytes sent are overwritten. Only the last 8 bytes of data are written to the page.

Acknowledge Polling: Once the internally timed write has started and the DS1856 inputs are disabled, acknowledge polling can be initiated. The process involves transmitting a START condition followed by the device address. The R/W bit signifies the type of operation that is desired. The read or write sequence will only be allowed to proceed if the internal write cycle has completed and the DS1856 responds with a zero.

Read Operations

After receiving a matching address byte with the R/W bit set high, the device goes into the read mode of operation. There are three read operations: current address read, random read, and sequential address read.

Current Address Read

The DS1856 has an internal address register that maintains the address used during the last read or write operation, incremented by one. This data is maintained as long as V_{CC} is valid. If the most recent address was the last byte in memory, then the register resets to the first address.

Once the device address is clocked in and acknowledged by the DS1856 with the R/\overline{W} bit set to high, the current address data word is clocked out. The master does not respond with a zero, but does generate a STOP condition afterwards.

Sinale Read

A random read requires a dummy byte write sequence to load in the data byte address. Once the device and data address bytes are clocked in by the master and acknowledged by the DS1856, the master must generate another START condition. The master now initiates a current

address read by sending the device address with the R/W bit set high. The DS1856 acknowledges the device address and serially clocks out the data byte.

Sequential Address Read

Sequential reads are initiated by either a current address read or a random address read. After the master receives the first data byte, the master responds with an acknowledge. As long as the DS1856 receives this acknowledge after a byte is read, the master can clock out additional data words from the DS1856. After reaching address FFh, it resets to address 00h.

The sequential read operation is terminated when the master initiates a STOP condition. The master does not respond with a zero.

The following section provides a detailed description of the 2-wire theory of operation.

2-Wire Serial-Port Operation

The 2-wire serial-port interface supports a bidirectional data transmission protocol with device addressing. A device that sends data on the bus is defined as a transmitter, and a device that receives data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The DS1856 operates as a slave on the 2-wire bus. Connections to the bus are made through the open-drain I/O lines SDA and SCL. The following I/O terminals control the 2-wire serial port: SDA, SCL. Timing diagrams for the 2-wire serial port can be found in Figures 5 and 6. Timing information for the 2-wire serial port is provided in the AC Electrical Characteristics table for 2-wire serial communications.

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus not busy: Both data and clock lines remain high.

Start data transfer: A change in the state of the data line from high to low while the clock is high defines a START condition.



Stop data transfer: A change in the state of the data line from low to high while the clock line is high defines the STOP condition.

Data valid: The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the high period of the clock signal. The data on the line can be changed during the low period of the clock signal. There is one clock pulse per bit of data. Figures 5 and 6 detail how data transfer is accom-

plished on the 2-wire bus. Depending on the state of the R/W bit, two types of data transfer are possible.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.




Figure 5. 2-Wire Data Transfer Protocol




Figure 6. 2-Wire AC Characteristics



Within the bus specifications, a standard mode (100kHz clock rate) and a fast mode (400kHz clock rate) are defined. The DS1856 works in both modes.

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the byte has been received. The master device must generate an extra clock pulse, which is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is a stable low during the high period of the acknowledge-related clock pulse. Setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line high to enable the master to generate the STOP condition.

- Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the command/control byte. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
- 2) Data transfer from a slave transmitter to a master receiver. The master transmits the first byte (the command/control byte) to the slave. The slave then returns an acknowledge bit. Next follows a number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not acknowledge can be returned.

The master device generates all serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus is not released.

The DS1856 can operate in the following two modes:

- Slave Receiver Mode: Serial data and clock are received through SDA and SCL, respectively. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after the slave (device) address and direction bit have been received.
- 2) Slave Transmitter Mode: The first byte is received and handled as in the slave receiver mode. However, in this mode the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the DS1856, while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

Ordering Information (continued)

PART	RES0/RES1 RESISTANCE $(k\Omega)$	PIN-PACKAGE
DS1856B-050/T&R	50/50	16-Ball CSBGA
DS1856E-050+	50/50	16 TSSOP
DS1856E-050+T&R	50/50	16 TSSOP
DS1856B-050+	50/50	16-Ball CSBGA
DS1856B-050+T&R	50/50	16-Ball CSBGA
DS1856E-020*	20/20	16 TSSOP
DS1856E-020/T&R*	20/20	16 TSSOP
DS1856B-020*	20/20	16-Ball CSBGA
DS1856B-020/T&R*	20/20	16-Ball CSBGA
DS1856E-020+*	20/20	16 TSSOP
DS1856E-020+T&R*	20/20	16 TSSOP
DS1856B-020+*	20/20	16-Ball CSBGA
DS1856B-020+T&R*	20/20	16-Ball CSBGA
DS1856E-030*	30/10	16 TSSOP
DS1856E-030/T&R*	30/10	16 TSSOP
DS1856B-030*	30/10	16-Ball CSBGA
DS1856B-030/T&R*	30/10	16-Ball CSBGA
DS1856E-030+*	30/10	16 TSSOP

Chip	Information
-	

TRANSISTOR COUNT: 51,061

SUBSTRATE CONNECTED TO GROUND

PART	RES0/RES1 RESISTANCE $(k\Omega)$	PIN-PACKAGE
DS1856E-030+T&R*	30/10	16 TSSOP
DS1856B-030+*	30/10	16-Ball CSBGA
DS1856B-030+T&R*	30/10	16-Ball CSBGA
DS1856E-002	10/2.5	16 TSSOP
DS1856E-002/T&R	10/2.5	16 TSSOP
DS1856B-002	10/2.5	16-Ball CSBGA
DS1856B-002/T&R	10/2.5	16-Ball CSBGA
DS1856E-002+	10/2.5	16 TSSOP
DS1856E-002+T&R	10/2.5	16 TSSOP
DS1856B-002+	10/2.5	16-Ball CSBGA
DS1856B-002+T&R	10/2.5	16-Ball CSBGA
DS1856E-025	2.5/2.5	16 TSSOP
DS1856E-025/T&R	2.5/2.5	16 TSSOP
DS1856B-025	2.5/2.5	16-Ball CSBGA
DS1856B-025/T&R	2.5/2.5	16-Ball CSBGA
DS1856E-025+	2.5/2.5	16 TSSOP
DS1856E-025+T&R	2.5/2.5	16 TSSOP
DS1856B-025+	2.5/2.5	16-Ball CSBGA
DS1856B-025+T&R	2.5/2.5	16-Ball CSBGA

⁺Denotes lead free.

All parts operate at the -40°C to +95°C temperature range.

Package Information

For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

^{*}Future product—contact factory for availability.

T&R denotes tape-and-reel.