捷多邦,专业PCB打样工厂,24小时加急出货



November 20, 2007

DS25BR204

ω

.125 Gbps 1:4 LVDS Repeater with Pre-Emphasis and Equalization

DS25BR204 3.125 Gbps 1:4 LVDS Repeater with Transmit Pre-WW.DZSC **Emphasis and Receive Equalization**

General Description

Typical Application

The DS25BR204 is a 3.125 Gbps 1:4 LVDS repeater optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity.

The device has two different LVDS input channels and a select line determines which input is active. Both inputs have programmable equalization providing maximum signal strength. A loss-of-signal (LOS) circuit monitors both input channels and a unique LOS pin reports when no signal is detected at that input.


Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a 100Ω resistor to lower device return losses, reduce component count and further minimize board space.

Features

- DC 3.125 Gbps low jitter, low skew, low power operation
- Pin selectable transmit pre-emphasis and receive equalization eliminate data dependant jitter
- Wide Input Common Mode Range allows DC-coupled interface to LVDS, CML and LVPECL drivers
- On-chip 100 Ω input and output termination minimizes insertion and return losses, reduces component count and minimizes board space
- 8 kV ESD on LVDS I/O pins protects adjoining components
- Small 6 mm x 6 mm LLP-40 space saving package

Applications

- Clock and data distribution
- Clock and data buffering and muxing
- OC-48 / STM-16
- SD/HD/3GHD SDI Routers




200077


Ordering Code

| NSID | Function | Available Equalization Levels | Available Pre-Emphasis Levels |
|--------------|--------------|----------------------------------|----------------------------------|
| DS25BR204TSQ | 1:4 Repeater | Off / On | Off / On |

Block Diagram



Connection Diagram



Pin Descriptions

| Pin Name | Pin Number | I/O, Туре | Pin Description |
|---|---|-----------|---|
| IN1+, IN1-, IN2+, IN2-, | 4, 5, 6, 7, | I, LVDS | Inverting and non-inverting high speed LVDS input pins. |
| OUT0+, OUT0-, OUT1+, OUT1-, OUT2+, OUT2-, OUT3+, OUT3- | 29, 28, 27, 26, 24, 23, 22, 21 | O, LVDS | Inverting and non-inverting high speed LVDS output pins. |
| EQ1, EQ2, | 39,11 | I, LVCMOS | Receive equalization level select pins. |
| PE0, PE1, PE2, PE3 | 31, 20, 19, 18 | I, LVCMOS | Transmit pre-emphasis level select pins. |
| SEL_in | 14 | I, LVCMOS | Input select pin. |
| LOS2 LOS1 | 36, 37 | O, LVCMOS | Loss of Signal output pin, LOSn, reports when an open input fault condition is detected at the input, INn. These are open drain outputs. External pull up resistors are required. |
| PWDN0, PWDN1, PWDN2, PWDN3 | 35, 34, 33, 32 | I, LVCMOS | Channel output power down pins. When the PWDNn is set to L, the channel output, OUTn, is in the power down mode. |
| NC | 1, 2, 9, 10, 12, 13, 17, 40 | NC | NO CONNECT pins. May be left floating. |
| PWDN | 38 | I, LVCMOS | Device power down pin. When the PWDN is set to L, the device is in the power down mode. |
| VDD | 3, 8, 15,25, 30 | Power | Power supply pins. |
| GND | 16, DAP | Power | Ground pin and a pad (DAP - die attach pad). |

Absolute Maximum Ratings (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Supply Voltage | –0.3V to +4V |
|-----------------------------------|-----------------------------------|
| LVCMOS Input Voltage | –0.3V to (V _{CC} + 0.3V) |
| LVCMOS Output Voltage | -0.3V to (V _{CC} + 0.3V) |
| LVDS Input Voltage | -0.3V to +4V |
| LVDS Differential Input Voltage | 0.0V to +1V |
| LVDS Output Voltage | –0.3V to (V _{CC} + 0.3V) |
| LVDS Differential Output Voltage | 0.0V to +1V |
| LVDS Output Short Circuit Current | 5 ms |
| Junction Temperature | +150°C |
| Storage Temperature Range | -65°C to +150°C |
| Lead Temperature Range | |
| Soldering (4 sec.) | +260°C |
| Maximum Package Power Dissipati | on at 25°C |
| SQA Package | 4.65W |
| Derate SQA Package | 37.2 mW/°C above +25°C |
| | |

| Package Thermal Resistance | |
|----------------------------|-----------|
| θ _{JA} | +26.9°C/W |
| θ_{JC} | +3.8°C/W |
| ESD Susceptibility | |
| HBM (Note 1) | ≥8 kV |
| MM (Note 2) | ≥250V |
| CDM (Note 3) | ≥1250V |

Note 1: Human Body Model, applicable std. JESD22-A114C Note 2: Machine Model, applicable std. JESD22-A115-A Note 3: Field Induced Charge Device Model, applicable std. JESD22-C101-C

Recommended Operating Conditions

| | Min | Тур | Max | Units |
|---|-----|-----|-----|-------|
| Supply Voltage (V _{CC}) | 3.0 | 3.3 | 3.6 | V |
| Receiver Differential Input Voltage (V _{ID}) | 0 | | 1 | V |
| Operating Free Air Temperature (T _A) | -40 | +25 | +85 | °C |

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 6, 7, 10)

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|------------------|-----------------------------------|--|------|------|---------------------------|----------|
| LVCMO | S DC SPECIFICATIONS | | I | | | <u>.</u> |
| V _{IH} | High Level Input Voltage | | 2.0 | | V _{DD} | V |
| V _{IL} | Low Level Input Voltage | | GND | | 0.8 | V |
| I _{IH} | High Level Input Current | V _{IN} = 3.6V V _{CC} = 3.6V | | 0 | ±10 | μA |
| I _{IL} | Low Level Input Current | $V_{IN} = GND$ $V_{CC} = 3.6V$ | | 0 | ±10 | μA |
| V _{CL} | Input Clamp Voltage | $I_{CL} = -18 \text{ mA}, V_{CC} = 0 \text{V}$ | | -0.9 | -1.5 | V |
| V _{OL} | Low Level Output Voltage | I _{OL} = 4 mA | | | 0.4 | V |
| | PUT DC SPECIFICATIONS | | • | | | • |
| V _{ID} | Input Differential Voltage | | 0 | | 1 | V |
| V _{TH} | Differential Input High Threshold | $V_{CM} = +0.05V \text{ or } V_{CC} - 0.05V$ | | 0 | +100 | mV |
| V _{TL} | Differential Input Low Threshold | | -100 | 0 | | mV |
| V _{CMR} | Common Mode Voltage Range | V _{ID} = 100 mV | 0.05 | | V _{CC} - 0.05 | V |
| I _{IN} | Input Current | V _{IN} = 3.6V or 0V V _{CC} = 3.6V or 0V | | ±1 | ±10 | μA |
| C _{IN} | Input Capacitance | Any LVDS Input Pin to GND | | 1.7 | | pF |
| R _{IN} | Input Termination Resistor | Between IN+ and IN- | | 100 | | Ω |

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|------------------|---|---|------|-----|-------|-------|
| LVDS OU | JTPUT DC SPECIFICATIONS | | | | | |
| V _{OD} | Differential Output Voltage | | 250 | 350 | 450 | mV |
| ΔV_{OD} | Change in Magnitude of V _{OD} for Complimentary Output States | $R_L = 100\Omega$ | -35 | | 35 | mV |
| V _{os} | Offset Voltage | | 1.05 | 1.2 | 1.375 | V |
| ΔV_{OS} | Change in Magnitude of V _{OS} for Complimentary Output States | $R_L = 100\Omega$ | -35 | | 35 | mV |
| I _{os} | Output Short Circuit Current (Note 8) | OUT to GND | | -35 | -55 | mA |
| | | OUT to V _{CC} | | 7 | 55 | mA |
| C _{OUT} | Output Capacitance | Any LVDS Output Pin to GND | | 1.2 | | pF |
| R _{OUT} | Output Termination Resistor | Between OUT+ and OUT- | | 100 | | Ω |
| SUPPLY CURRENT | | | | | | |
| I _{CC} | Supply Current | $PE = OFF, EQ = OFF, \overline{PWDN} = H$ | | 150 | 185 | mA |
| I _{ccz} | Power Down Supply Current | PWDN = L | | 47 | 65 | mA |

Note 4: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 5: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 6: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} and ΔV_{OD} .

Note 7: Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 8: Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only.

AC Electrical Characteristics Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 9, 10)

| Symbol | Parameter | Conc | litions | Min | Тур | Max | Units |
|-------------------|---|---|-----------------------|-----|------|----------|-------------------|
| LVDS OUTPU | T AC SPECIFICATIONS | | | | • | <u>.</u> | • |
| t _{PLHD} | Differential Propagation Delay Low to High (Note 11) | D (000 | | | 460 | 600 | ps |
| t _{PHLD} | Differential Propagation Delay High to Low (Note 11) | $-$ R _L = 100 Ω | R _L = 100Ω | | 420 | 600 | ps |
| t _{SKD1} | Pulse Skew It _{PLHD} – t _{PHLD} I (Notes 12, 10) | | | | 40 | 100 | ps |
| t _{SKD2} | Channel to Channel Skew (Notes 13, 11) | | | | 55 | 110 | ps |
| t _{SKD3} | Part to Part Skew (Notes 14, 11) | | | | 50 | 190 | ps |
| t _{LHT} | Rise Time (Note 11) | D (000 | | | 80 | 160 | ps |
| t _{HLT} | Fall Time (Note 11) | $-R_{L} = 100\Omega$ | | - | 80 | 160 | ps |
| t _{ON} | Any PWDN to Output Active Time | | | | 8 | 20 | μs |
| t _{OFF} | Any PWDN to Output Inactive Time | | | | 5 | 12 | ns |
| t _{SEL} | Select Time | | | | 5 | 12 | ns |
| | ORMANCE WITH EQ = Off, PE = Off (Not | e 11) (Figure 5) | | Ļ | | | |
| t _{RJ1} | Random Jitter (RMS Value) | V _{ID} = 350 mV | 2.5 Gbps | | 0.5 | 1 | ps |
| t _{RJ2} | No Test Channels (Note 15) | V _{CM} = 1.2V Clock (RZ) | 3.125 Gbps | | 0.5 | 1 | ps |
| t _{DJ1} | Deterministic Jitter (Peak to Peak) | V _{ID} = 350 mV | 2.5 Gbps | | 11 | 19 | ps |
| ^t DJ2 | No Test Channels (Note 16) | V _{CM} = 1.2V K28.5 (NRZ) | 3.125 Gbps | | 13 | 24 | ps |
| t _{TJ1} | Total Jitter (Peak to Peak) | V _{ID} = 350 mV | 2.5 Gbps | | 0.05 | 0.10 | UI _{P-I} |
| t _{TJ2} | No Test Channels (Note 17) | V _{CM} = 1.2V PRBS-23 (NRZ) | 3.125 Gbps | | 0.07 | 0.13 | UI _{P-f} |
| JITTER PERF | ORMANCE WITH EQ = Off, PE = On (Not | e 11) (<i>Figures 6, 9</i>) | | - | | - | |
| t _{RJ1B} | Random Jitter (RMS Value) | V _{ID} = 350 mV | 2.5 Gbps | | 0.5 | 1 | ps |
| t _{RJ2B} | Test Channel B (Note 15) | V _{CM} = 1.2V Clock (RZ) | 3.125 Gbps | | 0.5 | 1 | ps |
| t _{DJ1B} | Deterministic Jitter (Peak to Peak) | V _{ID} = 350 mV | 2.5 Gbps | | 10 | 23 | ps |
| t _{DJ2B} | Test Channel B (Note 16) | V _{CM} = 1.2V K28.5 (NRZ) | 3.125 Gbps | | 4 | 20 | ps |
| t _{TJ1B} | Total Jitter (Peak to Peak) | V _{ID} = 350 mV | 2.5 Gbps | | 0.06 | 0.10 | UI _{P-I} |
| t _{TJ2B} | Test Channel B (Note 17) | V _{CM} = 1.2V PRBS-23 (NRZ) | 3.125 Gbps | | 0.05 | 0.13 | UI _{P-I} |
| JITTER PERF | ORMANCE WITH EQ = On, PE = Off (Not | | | | | | |
| t _{RJ1D} | Random Jitter (RMS Value) | V _{ID} = 350 mV | 2.5 Gbps | | 0.5 | 1 | ps |
| t _{RJ2D} | Test Channel D (Note 15) | V _{CM} = 1.2V Clock (RZ) | 3.125 Gbps | | 0.5 | 1 | ps |
| t _{DJ1D} | Deterministic Jitter (Peak to Peak) | V _{ID} = 350 mV | 2.5 Gbps | | 17 | 30 | ps |
| t _{DJ2D} | Test Channel D (Note 16) | V _{CM} = 1.2V K28.5 (NRZ) | 3.125 Gbps | | 15 | 28 | ps |
| t _{TJ1D} | Total Jitter (Peak to Peak) | V _{ID} = 350 mV | 2.5 Gbps | | 0.07 | 0.13 | UI _{P-I} |
| t _{TJ2D} | Test Channel D (Note 17) | V _{CM} = 1.2V PRBS-23 (NRZ) | 3.125 Gbps | | 0.08 | 0.15 | UI _{P-f} |

| Symbol | Parameter | Cond | Conditions | | Тур | Max | Units |
|---|--|---|------------|--|------|------|-------------------|
| JITTER PERFORMANCE WITH EQ = On, PE = On (Note 11) (Figures 8, 9) | | | | | | | |
| t _{RJ1BD} | Random Jitter (RMS Value) | V _{ID} = 350 mV | 2.5 Gbps | | 0.5 | 1 | ps |
| t _{RJ2BD} | Input Test Channel D Output Test Channel B (Note 15) | V _{CM} = 1.2V Clock (RZ) | 3.125 Gbps | | 0.5 | 1 | ps |
| t _{DJ1BD} | Deterministic Jitter (Peak to Peak) | V _{ID} = 350 mV | 2.5 Gbps | | 10 | 20 | ps |
| t _{DJ2BD} | Input Test Channel D Output Test Channel B (Note 16) | V _{CM} = 1.2V K28.5 (NRZ) | 3.125 Gbps | | 8 | 21 | ps |
| t _{TJ1BD} | Total Jitter (Peak to Peak) | V _{ID} = 350 mV | 2.5 Gbps | | 0.07 | 0.12 | UI _{P-P} |
| t _{TJ2BD} | Input Test Channel D Output Test Channel B (Note 17) | V _{CM} = 1.2V PRBS-23 (NRZ) | 3.125 Gbps | | 0.08 | 0.15 | UI _{P-P} |

Note 9: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 10: Typical values represent most likely parametric norms for V_{CC} = +3.3V and T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 11: Specification is guaranteed by characterization and is not tested in production.

Note 12: t_{SKD1} , $lt_{PLHD} - t_{PHLD}$, Pulse Skew, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.


Note 13: t_{SKD2}, Channel to Channel Skew, is the difference in propagation delay (t_{PLHD} or t_{PHLD}) among all output channels in Broadcast mode (any one input to all outputs).

Note 14: $t_{SKD3'}$, Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.


Note 15: Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.


Note 16: Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

Note 17: Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.



Q





The test channel was fabricated with Polyclad PCL-FR-370-Laminate/PCL-FRP-370 Prepreg materials (Dielectric constant of 3.7 and Loss Tangent of 0.02). The edge coupled differential striplines have the following geometries: Trace Width (W) = 5 mils, Gap (S) = 5 mils, Height (B) = 16 mils.

| Test Channel | Length | | Insertion Loss (dB) | | | | | |
|--------------|----------|---------|---------------------|----------|----------|----------|----------|--|
| | (inches) | 500 MHz | 750 MHz | 1000 MHz | 1250 MHz | 1500 MHz | 1560 MHz | |
| A | 10 | -1.2 | -1.7 | -2.0 | -2.4 | -2.7 | -2.8 | |
| В | 20 | -2.6 | -3.5 | -4.1 | -4.8 | -5.5 | -5.6 | |
| С | 30 | -4.3 | -5.7 | -7.0 | -8.2 | -9.4 | -9.7 | |
| D | 15 | -1.6 | -2.2 | -2.7 | -3.2 | -3.7 | -3.8 | |
| E | 30 | -3.4 | -4.5 | -5.6 | -6.6 | -7.7 | -7.9 | |
| F | 60 | -7.8 | -10.3 | -12.4 | -14.5 | -16.6 | -17.0 | |

Functional Description

The DS25BR204 is a 3.125 Gbps 1:4 LVDS repeater optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables.

Input Select Truth Table

 CONTROL Pin (SEL_in) State
 Input Selected

 0
 IN1

 1
 IN2

The DS25BR204 has a pre-emphasis control pin for each output for switching the transmit pre-emphasis to ON and OFF setting and an equalization control pin for each input for

switching the receive equalization to ON and OFF setting. The following are the transmit pre-emphasis and receive equalization truth tables.

The DS25BR204 SEL_in pin selects one out of two available

LVDS inputs. The following is the input select truth tables.

Transmit Pre-emphasis Truth Table

| OUTPUT OUTn, n = {0, 1, 2, 3} | | | | |
|-------------------------------|--------------------|--|--|--|
| CONTROL Pin (PEn) State | Pre-emphasis Level | | | |
| 0 | OFF | | | |
| 1 | ON | | | |

Transmit Pre-emphasis Level Selection for an Output OUTn

Receive Equalization Truth Table


| INPUT INn, n = {1, 2} | | | | |
|-------------------------|--------------------|--|--|--|
| CONTROL Pin (EQn) State | Equalization Level | | | |
| 0 | OFF | | | |
| 1 | ON | | | |

Receive Equalization Level Selection for an Input INn

Input Interfacing


The DS25BR204 accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS25BR204 can be DC-coupled with all common differential

drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS25BR204 inputs are internally terminated with a 100Ω resistor.




Output Interfacing


The DS25BR204 outputs signals compliant to the LVDS standard. Its outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DCcoupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.




Typical DS25BR204 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver








Residual Jitter as a Function of Data Rate, FR4 Stripline Length and PE Level



Supply Current as a Function of Data Rate and PE Level



Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

| Products | | Design Support | |
|--------------------------------|------------------------------|-------------------------|--------------------------------|
| Amplifiers | www.national.com/amplifiers | WEBENCH | www.national.com/webench |
| Audio | www.national.com/audio | Analog University | www.national.com/AU |
| Clock Conditioners | www.national.com/timing | App Notes | www.national.com/appnotes |
| Data Converters | www.national.com/adc | Distributors | www.national.com/contacts |
| Displays | www.national.com/displays | Green Compliance | www.national.com/quality/green |
| Ethernet | www.national.com/ethernet | Packaging | www.national.com/packaging |
| Interface | www.national.com/interface | Quality and Reliability | www.national.com/quality |
| LVDS | www.national.com/lvds | Reference Designs | www.national.com/refdesigns |
| Power Management | www.national.com/power | Feedback | www.national.com/feedback |
| Switching Regulators | www.national.com/switchers | | |
| LDOs | www.national.com/ldo | | |
| LED Lighting | www.national.com/led | | |
| PowerWise | www.national.com/powerwise | | |
| Serial Digital Interface (SDI) | www.national.com/sdi | | |
| Temperature Sensors | www.national.com/tempsensors | | |
| Wireless (PLL/VCO) | www.national.com/wireless | | |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com

 National Semiconductor
 National S

 Americas Customer
 Customer

 Support Center
 Fax: +49 (0

 Email:
 Email: euro

 new.feedback@nsc.com
 Deutsch Te

 Tel: 1-800-272-9959
 English Te

 Francais T
 Francais T

 National Semiconductor Europe Customer Support Center

 Fax: +49 (0) 180-530-85-86

 Email: europe.support@nsc.com

 Deutsch Tel: +49 (0) 69 9508 6208

 English Tel: +49 (0) 870 24 0 2171

 Français Tel: +33 (0) 1 41 91 8790
 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560