### 捷多邦,专业PCB打样工厂,24小时加急出货



January 17, 2008

# DS25CP152 3.125 Gbps LVDS 2x2 Crosspoint Switch

## **General Description**

The DS25CP152 is a 3.125 Gbps 2x2 LVDS crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs.


Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a  $100\Omega$  resistor to lower device return losses, reduce component count and further minimize board space.

### Features

- DC 3.125 Gbps low jitter, low skew, low power operation
- Pin configurable, fully differential, non-blocking architecture
- On-chip 100Ω input and output terminations minimize return losses, reduce component count and minimize board space
- 8 kV ESD on LVDS I/O pins protects adjoining components
- Small 4 mm x 4 mm LLP-16 space saving package

### **Applications**

- High-speed channel select applications
- Clock and data buffering and muxing
- OC-48 / STM-16
- SD/HD/3G HD SDI Routers




© 2008 National Somiconductor Corporation 300218


# **Ordering Code**

NSID	Function
DS25CP152TSQ	2x2 LVDS Crosspoint Switch

# **Block Diagram**



# **Connection Diagram**



# **Pin Descriptions**

Pin Name	Pin	I/O, Type Pin Description		
	Number			
IN0+, IN0- , IN1+, IN1-	1, 2, 3, 4	I, LVDS	Inverting and non-inverting high speed LVDS input pins.	
OUT0+, OUT0-, OUT1+, OUT1-	12, 11, 10, 9	O, LVDS	Inverting and non-inverting high speed LVDS output pins.	
SEL0, SEL1	7, 8	I, LVCMOS	Switch configuration pins. There is a 20 $k\Omega$ pulldown resistor on each pin.	
EN0, EN1	14, 13	I, LVCMOS	Output enable pins. There is a 20 k $\Omega$ pulldown resistor on eac pin.	
NC	6, 15	I, LVCMOS	"NO CONNECT" pins.	
VDD	16	Power	Power supply pin.	
GND	5, DAP	Power	Ground pin and Device Attach Pad (DAP) ground.	

### Absolute Maximum Ratings (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	-0.3V to +4V
LVCMOS Input Voltage	–0.3V to (V <sub>CC</sub> + 0.3V)
LVDS Input Voltage	-0.3V to +4V
LVDS Differential Input Voltage	0V to 1.0V
LVDS Output Voltage	–0.3V to (V <sub>CC</sub> + 0.3V)
LVDS Differential Output Voltage	0V to 1.0V
LVDS Output Short Circuit Current Duration	5 ms
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature Range	
Soldering (4 sec.)	+260°C
Maximum Package Power Dissipati	on at 25°C
SQA Package	2.99W
Derate SQA Package	23.9 mW/°C above +25°C

Package Thermal Resistance	
θ <sub>JA</sub>	+41.8°C/W
$\theta_{JC}$	+6.9°C/W
ESD Susceptibility	
HBM (Note 1)	≥8 kV
MM (Note 2)	≥250V
CDM (Note 3)	≥1250V

Note 1: Human Body Model, applicable std. JESD22-A114C Note 2: Machine Model, applicable std. JESD22-A115-A Note 3: Field Induced Charge Device Model, applicable std. JESD22-C101-C

# Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V
Receiver Differential Input Voltage (V <sub>ID</sub> )	0		1	V
Operating Free Air Temperature (T <sub>A</sub> )	-40	+25	+85	°C

# **DC Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 5, 6, 7)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVCMOS DC SPECIFICATIONS						
V <sub>IH</sub>	High Level Input Voltage		2.0		V <sub>cc</sub>	V
V <sub>IL</sub>	Low Level Input Voltage		GND		0.8	V
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> = 3.6V	40	175	250	μA
		$V_{CC} = 3.6V$				
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> = GND		0	±10	μA
		$V_{CC} = 3.6V$				
V <sub>CL</sub>	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}, V_{CC} = 0 \text{V}$		-0.9	-1.5	V
LVDS IN	PUT DC SPECIFICATIONS					
V <sub>ID</sub>	Input Differential Voltage		0		1	V
V <sub>TH</sub>	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } V_{CC} - 0.05V$		0	+100	mV
V <sub>TL</sub>	Differential Input Low Threshold		-100	0		mV
V <sub>CMR</sub>	Common Mode Voltage Range	V <sub>ID</sub> = 100 mV	0.05		V <sub>CC</sub> - 0.05	V
1	Input Current	V <sub>IN</sub> = +3.6V or 0V		±1	±10	μA
I <sub>IN</sub>	Input Current	$V_{CC} = 3.6V \text{ or } 0V$				
C <sub>IN</sub>	Input Capacitance	Any LVDS Input Pin to GND		1.7		pF
R <sub>IN</sub>	Input Termination Resistor	Between IN+ and IN-		100		Ω

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVDS O	UTPUT DC SPECIFICATIONS				•	
V <sub>OD</sub>	Differential Output Voltage		250	350	450	mV
$\Delta V_{OD}$	Change in Magnitude of V <sub>OD</sub> for Complimentary Output States	$R_{L} = 100\Omega$	-35		35	mV
V <sub>os</sub>	Offset Voltage		1.05	1.2	1.375	V
$\Delta V_{OS}$	Change in Magnitude of V <sub>OS</sub> for Complimentary Output States	$R_{L} = 100\Omega$	-35		35	mV
I <sub>os</sub>	Output Short Circuit Current (Note 8)	OUT to GND		-35	-55	mA
		OUT to V <sub>CC</sub>		7	55	mA
C <sub>OUT</sub>	Output Capacitance	Any LVDS Output Pin to GND		1.2		pF
R <sub>OUT</sub>	Output Termination Resistor	Between OUT+ and OUT-		100		Ω
SUPPLY	CURRENT					
I <sub>CC</sub>	Supply Current	EN0 = EN1 = High		64	77	mA
I <sub>ccz</sub>	Supply Current with Outputs Disabled	EN0 = EN1 = Low		23	29	mA

Note 4: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 5: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 6: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except  $V_{OD}$  and  $\Delta V_{OD}$ .

Note 7: Typical values represent most likely parametric norms for  $V_{CC} = +3.3V$  and  $T_A = +25^{\circ}C$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 8: Output short circuit current ( $I_{OS}$ ) is specified as magnitude only, minus sign indicates direction only.

Symbol	Parameter	Cond	litions	Min	Тур	Max	Units
LVDS OUTPUT	T AC SPECIFICATIONS						
t <sub>PLHD</sub>	Differential Propagation Delay Low to High (Note 11)	— R <sub>L</sub> = 100Ω			340	500	ps
t <sub>PHLD</sub>	Differential Propagation Delay High to Low (Note 11)				344	500	ps
t <sub>SKD1</sub>	Pulse Skew It <sub>PLHD</sub> – t <sub>PHLD</sub> I (Notes 11, 12)				4	35	ps
t <sub>SKD2</sub>	Channel to Channel Skew (Notes 11, 13)				12	40	ps
t <sub>SKD3</sub>	Part to Part Skew (Notes 11, 14)				50	150	ps
t <sub>LHT</sub>	Rise Time (Note 11)	R <sub>L</sub> = 100Ω			65	120	ps
t <sub>HLT</sub>	Fall Time (Note 11)				65	120	ps
t <sub>ON</sub>	Output Enable Time	ENn = LH to output active			7	20	μs
t <sub>OFF</sub>	Output Disable Time	ENn = HL to output inactive			5	12	ns
t <sub>SEL</sub>	Select Time	SELn LH or HL to a	output		3.5	12	ns
JITTER PERFO	DRMANCE (Note 11)	•					
t <sub>RJ1</sub>	Random Jitter (RMS Value)	V <sub>ID</sub> = 350 mV	2.5 Gbps		0.5	1	ps
t <sub>RJ2</sub>	(Note 15)	V <sub>CM</sub> = 1.2V Clock (RZ)	3.125 Gbps		0.5	1	ps
t <sub>DJ1</sub>	Deterministic Jitter (Peak to Peak)	V <sub>ID</sub> = 350 mV	2.5 Gbps		8	25	ps
t <sub>DJ2</sub>	(Note 16)	V <sub>CM</sub> = 1.2V K28.5 (NRZ)	3.125 Gbps		3	19	ps
t <sub>TJ1</sub>		V <sub>ID</sub> = 350 mV	2.5 Gbps		0.04	0.08	UI <sub>P-P</sub>
t <sub>TJ2</sub>	(Note 17)	V <sub>CM</sub> = 1.2V PRBS-23 (NRZ)	3.125 Gbps		0.03	0.09	UI <sub>P-P</sub>

Note 9: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 10: Typical values represent most likely parametric norms for  $V_{CC} = +3.3V$  and  $T_A = +25^{\circ}C$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 11: Specification is guaranteed by characterization and is not tested in production.

Note 12: t<sub>SKD1</sub>, lt<sub>PLHD</sub> – t<sub>PHLD</sub>|, Pulse Skew, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.


Note 13: t<sub>SKD2</sub>, Channel to Channel Skew, is the difference in propagation delay (t<sub>PLHD</sub> or t<sub>PHLD</sub>) among all output channels in Broadcast mode (any one input to all outputs).

Note 14:  $t_{SKD3}$ , Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to devices at the same  $V_{CC}$  and within 5°C of each other within the operating temperature range.

Note 15: Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.

Note 16: Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

Note 17: Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.



www.national.com

**Functional Description** The DS25CP152 is a 3.125 Gbps 2x2 LVDS digital crosspoint switch optimized for high-speed signal routing and switching

over lossy FR-4 printed circuit board backplanes and balanced cables.

### **TABLE 1. Switch Configuration Truth Table**

S1	SO	OUT1	OUT0
0	0	INO	INO
0	1	INO	IN1
1	0	IN1	INO
1	1	IN1	IN1


### **TABLE 2. Output Enable Truth Table**

EN1	EN0	OUT1	OUT0
0	0	Disabled	Disabled
0	1	Disabled	Enabled
1	0	Enabled	Disabled
1	1	Enabled	Enabled

# Input Interfacing

The DS25CP152 accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS25CP152 can be DC-coupled with all common differential

drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS25CP152 inputs are internally terminated with a  $100\Omega$  resistor.




Q


# **Output Interfacing**


The DS25CP152 outputs signals that are compliant to the LVDS standard. Its outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers

and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.



Typical DS25CP152 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver





# Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	De	esign Support
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com