

Rev: 111607



# DS3205 Hot-Swappable Bus Buffer for I<sup>2</sup>C, SMBus, IPMI, and ATCA

## General Description

The DS3205 bus buffer enables hot insertion and extraction of boards without corruption of the backplane's 2-wire bus (I<sup>2</sup>C, SMBus™, IPMI, etc.). When a board is inserted, the DS3205 presents high-impedance SCL and SDA connections to the backplane until V<sub>DD</sub> rises above 2.5V. During normal operation, the DS3205 provides bidirectional buffering to keep backplane and board capacitances isolated.

Rise-time accelerators on each 2-wire bus pin enable the use of lower current pullup resistors while still meeting rise-time requirements.

## Applications

Hot-Swappable Boards for AdvancedTCA®, CompactPCI®, VME, and Other Backplanes in Chassis-Oriented Telecom, Datacom, Computing, and Storage Systems

Capacitance Buffer  
Bus Extender  
Fault Isolator

## Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
DS3205DN+	-40°C to +85°C	14 TDFN	T1433-1

+Denotes a lead-free package.

## Features

- ◆ Compliant to PICMG 3.0 IPMI I<sup>2</sup>C Requirements
- ◆ Bidirectional Buffer for SCL and SDA Lines
- ◆ Compatible with I<sup>2</sup>C, I<sup>2</sup>C Fast Mode, SMBus, IPMI, and ATCA® Standards (Up to 400kHz)
- ◆ Prevents Corruption of System SCL and SDA Lines During Live Insertion/Removal of Boards
- ◆ Increases Fanout by Connecting Board Bus to Backplane Bus with < 10pF Additional Load
- ◆ Automatically Delays Initial Bus Connection Until Both Bus Segments Are Idle
- ◆ SCL and SDA Pins High-Z When V<sub>DD</sub> = 0V
- ◆ 1V Precharge on SCL and SDA Lines
- ◆ ENABLE Input Pin Connects or Isolates Buses
- ◆ READY Output Pin Indicates “Connected”
- ◆ FAULT Output Pin Indicates “Stuck Bus”
- ◆ Optional Rise-Time Accelerators on All Bus Pins
- ◆ Configurable Rise-Time Accelerator Slew Rate Threshold (0.8V/μs or 1.25V/μs)
- ◆ Supports Clock Stretching and Multiple Bus Master Arbitration and Synchronization
- ◆ Optionally Disconnects Board from Backplane When Bus is Stuck Low for ≥ 30ms
- ◆ Optionally Attempts to Recover a Stuck Bus by Clocking Board SCL
- ◆ ±15kV ESD Protection (Human Body Model) on Bus Pins
- ◆ Wide Operating Voltage Range: 2.7V to 5.5V
- ◆ 5V Tolerant I/Os
- ◆ Tiny 14-Pin, 3mm x 3mm TDFN Package

SMBus is a trademark of Intel Corp.

ATCA, AdvancedTCA, and CompactPCI are registered trademarks of PCI Industrial Computer Manufacturers Group (PICMG).

*Table of Contents*

<b>1.</b>	<b>TYPICAL ATCA APPLICATION .....</b>	<b>5</b>
<b>2.</b>	<b>APPLICABLE DIAGRAMS .....</b>	<b>6</b>
<b>3.</b>	<b>PIN DESCRIPTIONS .....</b>	<b>9</b>
<b>4.</b>	<b>FUNCTIONAL DESCRIPTION .....</b>	<b>11</b>
4.1	OVERVIEW .....	11
4.2	STARTUP .....	11
4.3	RISE-TIME ACCELERATORS .....	11
4.4	READY OUTPUT PIN.....	11
4.5	ENABLE INPUT PIN .....	11
4.6	STUCK BUS CONDITION .....	11
4.7	BUS CAPACITANCE REQUIREMENTS .....	12
4.8	PULLUP RESISTOR .....	12
<b>5.</b>	<b>OPERATING PARAMETERS .....</b>	<b>13</b>
5.1	ELECTRICAL CHARACTERISTICS .....	13
<b>6.</b>	<b>PIN CONFIGURATION .....</b>	<b>16</b>
<b>7.</b>	<b>PACKAGE INFORMATION .....</b>	<b>17</b>
7.1	14-PIN TDFN WITH EXPOSED PAD (21-0137).....	17
<b>8.</b>	<b>THERMAL INFORMATION .....</b>	<b>19</b>
<b>9.</b>	<b>DATA SHEET REVISION HISTORY .....</b>	<b>20</b>

*List of Figures*

Figure 1-1. Typical Application (ATCA Blade) ..... 5  
Figure 2-1. Block Diagram ..... 6  
Figure 2-2. Backplane-to-Card Connection Detail ..... 7  
Figure 2-3. DS3205 State Diagram ..... 8  
Figure 6-1. 14-Pin TDFN with Exposed Pad Pin Configuration ..... 16


*List of Tables*

Table 3-1. Pin Descriptions.....	9
Table 5-1. Power Supply .....	13
Table 5-2. Startup Characteristics .....	13
Table 5-3. I <sup>2</sup> C Bus Pins Characteristics.....	14
Table 5-4. Device Control Pins Characteristics .....	14
Table 5-5. Timing Characteristics .....	15
Table 8-1. Thermal Properties—14-Pin TDFN Package .....	19

## 1. Typical ATCA Application

Figure 1-1 shows an ATCA blade application for the DS3205. In this application the DS3205 is used as a buffer for the Intelligent Platform Management Bus (IPMB). The IPMB is used in ATCA for communications between and management of all Field Replaceable Units (FRUs). The DS3205 is compliant with the ATCA IPMB requirements as specified in PICMG 3.0 AdvancedTCA Base Requirements.

Figure 1-1. Typical Application (ATCA Blade)



## 2. Applicable Diagrams

Figure 2-1. Block Diagram




Figure 2-2. Backplane-to-Card Connection Detail





Figure 2-3. DS3205 State Diagram





### 3. Pin Descriptions

**Table 3-1. Pin Descriptions**

NAME	PIN	TYPE	FUNCTION
ENABLE	1	I	<b>Enable Input.</b> This input pin establishes the board-to-backplane connection when driven to a level above $V_{DD}/2$ (approximately) with 50mV hysteresis. 0 = Disable connection and enter low-power mode. 1 = Enable connection of backplane and board buses.
SCLOUT	2	I/O	<b>Serial Clock Output.</b> This pin is connected to the board's SCL signal.
SDAOUT	3	I/O	<b>Serial Data Output.</b> This pin is connected to the board's SDA signal.
ACIE	4	I	<b>Accelerator Current on Inputs Enable.</b> This input pin enables/disables the rise-time accelerators on the bus input pins. 0 = Disable rise-time accelerator on SCLIN and SDAIN. 1 = Enable rise-time accelerator on SCLIN and SDAIN.
ACOE	5	I	<b>Accelerator Current on Outputs Enable.</b> This input pin enables/disables the rise-time accelerators on the bus output pins. 0 = Disable rise-time accelerator on SCLOUT and SDAOUT. 1 = Enable rise-time accelerator on SCLOUT and SDAOUT.
ASR	6	I	<b>Accelerator Slew Rate Threshold Select.</b> This input pin selects the rate for the rise-time accelerators. 0 = 0.8V/ $\mu$ s 1 = 1.25V/ $\mu$ s
$V_{SS}$	7	P	<b>Ground</b>
READY	8	Ood	<b>Connected Status Indicator.</b> This is an open-drain output that goes high when the device is in the ACTIVE state. See the state diagram in <a href="#">Figure 2-3</a> . This pin should have an external 10k $\Omega$ pullup resistor. 0 = Backplane and board buses not connected. 1 (float) = Backplane and board buses connected.
$\overline{\text{FAULT}}$	9	Ood	<b>Active-Low Bus Fault Indicator.</b> This open-drain output pin indicates a "stuck bus" condition when = 0. This pin should have an external 10k $\Omega$ pullup resistor. 0 = Either SCLOUT or SDAOUT has been low > 30ms. 1 = No stuck bus fault.
SBCLK	10	I	<b>Stuck Bus Clocking Enable.</b> Asserting this pin high causes the DS3205 to drive clock pulses onto the SCLOUT pin in an attempt to free a stuck bus when a "stuck bus" condition has been detected. See Section 4 and <a href="#">Figure 2-3</a> for more information on the stuck bus condition. 0 = Disable automatic clocking during stuck bus fault. 1 = Enable automatic clocking during stuck bus fault. <b>Note:</b> Asserting both SBDIS and SBCLK high at the same time is not valid and can produce unwanted results.
SBDIS	11	I	<b>Stuck Bus Disconnect Enable.</b> Asserting this pin high causes the DS3205 to disconnect the backplane signals from the board signals when a "stuck bus" condition has been detected. See Section 4 and <a href="#">Figure 2-3</a> for more information on the stuck bus condition. 0 = Disable automatic disconnect on stuck bus fault. 1 = Enable automatic disconnect on stuck bus fault. <b>Note:</b> Asserting both SBDIS and SBCLK high at the same time is not valid and can produce unwanted results.

NAME	PIN	TYPE	FUNCTION
SDAIN	12	I/O	<b>Serial Data Input.</b> This pin is connected to the backplane SDA signal.
SCLIN	13	I/O	<b>Serial Clock Input.</b> This pin is connected to the backplane SCL signal.
V <sub>DD</sub>	14	P	<b>Power Supply.</b> 2.7V to 5.5V
EP	—	—	<b>Exposed Pad</b>

I/O = Input/Output  
I = Input  
Ood = Output, Open Drain  
P = Power

## 4. Functional Description

### 4.1 Overview

See the DS3205 state diagram in [Figure 2-3](#).

### 4.2 Startup

When the DS3205 is first powered on, it is in a low-power state with the SCLIN, SCLOUT, SDAIN, and SDAOUT pins in a high-impedance state. If the ENABLE pin is pulled high, the DS3205 waits until the supply voltage rises above approximately 2V, when the precharge circuitry becomes active and forces 1V through 150k $\Omega$  resistors into all SCL and SDA pins. The 1V precharge minimizes bus disturbances when the backplane and card are at opposing logic levels. The DS3205 then waits about 130 $\mu$ s for the external connections and internal circuitry to settle. After this wait time, the DS3205 enters the BUS WAIT state where it looks for either a stop bit on the input (rising edge on the SDAIN pin while SCLIN remains high) or an input bus idle condition (SDAIN and SCLIN both high for 140 $\mu$ s) while both SDAOUT and SCLOUT pins are high. Once these conditions are met, the precharge circuit is turned off and the DS3205 enters the ACTIVE state.

While in the ACTIVE state, the DS3205 establishes a bidirectional connection between the SDAIN and SDAOUT pins and the SCLIN and SCLOUT pins. The voltage on any bus pin is buffered and offset an additional +75mV (approximately) to the other side. Whichever side is pulled closest to ground has priority. For example, if SCLOUT is pulled closer to ground than SCIN, SCIN is driven to a voltage 75mV higher than SCOUT.

### 4.3 Rise-Time Accelerators

If current acceleration is enabled through the ACIE or ACOE pins, the DS3205 pulls up more strongly, shortening the rise time compared to using only the external bus pullup resistors. The pullup provided by the driver during acceleration is approximately 3.5mA instead of its usual 100 $\mu$ A. This acceleration current on one side of the buffer is activated when the bus voltage on the other side is greater than 0.6V and its slew rate is greater than 0.8V/ $\mu$ s (ASR low) or 1.2V/ $\mu$ s (ASR high) and the corresponding ACIE and/or ACOE pin is pulled high. The acceleration current is deactivated after the accelerated bus pin rises within 0.9V of  $V_{DD}$ . For example, if the ACOE pin is high, when the SCLIN pin rises above 0.6V with a fast slew rate, the SCLOUT pin is pulled up towards  $V_{DD}$  with more than 3mA of current. This current ceases when the SCLOUT pin rises to within 0.9V of  $V_{DD}$ .

### 4.4 READY Output Pin

The READY pin is pulled low whenever the DS3205 is not in its ACTIVE state. An external pullup resistor brings the READY pin high when the bidirectional connection is established.

### 4.5 ENABLE Input Pin

If the ENABLE pin is pulled low, the backplane side disconnects from the board side and the device enters a low-power state with the READY pin asserted low. Also, the rise-time accelerators and precharge circuitry are disabled. Setting ENABLE low causes the device to disconnect the board side from the backplane side and enter the low-power mode.

### 4.6 Stuck Bus Condition

If the SDAOUT and SCLOUT pins remain low for 30ms the bus is assumed to be stuck. This 30ms timeout is restarted only when the SDAOUT and SCLOUT pins are both high. The FAULT pin pulls low and remains low until the bus is unstuck. If the SBCLK pin is high, the DS3205 attempts to unstuck the bus by first disconnecting all SDA and SCL pins for 50 $\mu$ s, then pulls down on the SCLOUT pin 16 times at a 8kHz rate. If the bus becomes unstuck during this process (SDAOUT and SCLOUT both go high), the DS3205 returns to the BUS WAIT state. The precharge circuitry becomes active, and, as soon as a stop bit or bus idle is detected on the input while both

SDAOUT and SCLOUT pins are high, the DS3205 goes to the ACTIVE state, reestablishing bidirectional buffering. If the bus remains stuck after 16 clocks, the DS3205 sits with all SDA and SCL pins precharged until SDAOUT and SCLOUT go high. If the SBCLK pin is low and the SBDIS pin is high, the DS3205 only precharges the SDA and SCL pins until the bus becomes unstuck. If neither SBCLK nor SBDIS are high, the DS3205 remains in its ACTIVE state, but the  $\overline{\text{FAULT}}$  pin pulls low as an alert that the bus is stuck.

If the DS3205 is in the STUCK BUS CLOCKING state, setting the SBCLK pin low forces the part into the BUS WAIT state. If the DS3205 is in the STUCK BUS DISCONNECT state, setting the SBDIS pin low forces the part into the BUS WAIT state. These transitions are shown in the state diagram in [Figure 2-3](#). Returning to the BUS WAIT state resets the 30ms stuck bus counter.

#### 4.7 Bus Capacitance Requirements

A minimum of 47pF bus capacitance is required on 5V systems; 3.3V systems require a minimum of 22pF for proper operation. Buses with less capacitance should be provisioned with an added capacitor to ground in order to maintain the minimum required capacitance. The DS3205 tolerates capacitance levels slightly marginal with respect to these requirements.

#### 4.8 Pullup Resistor

When SCLIN, SCLOUT, SDAIN, or SDAOUT is driven to a logic-low level, that pin's corresponding output pin is driven to a slightly higher level. For example, if SDAOUT is driven low, SDAIN is driven to a level according to the following formula.

$$V_{\text{SDAIN}} = V_{\text{SDAOUT}} + 75\text{mV} + (V_{\text{DD}} / R) \times 20$$

EXAMPLE:

IF R = bus pullup resistor = 10k $\Omega$

IF  $V_{\text{DD}} = 3.3\text{V}$

IF  $V_{\text{SDAOUT}} = 10\text{mV}$

$V_{\text{SDAIN}} = 91.6\text{mV}$  (typical)

## 5. Operating Parameters

### ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin with Respect to $V_{SS}$ (except $V_{DD}$ ).....	0.5V to 6.0V
Supply Voltage Range ( $V_{DD}$ ) with Respect to $V_{SS}$ .....	0.5V to 6.0V
Operating Temperature Range.....	-40°C to +85°C ( <b>Note 1</b> )
Storage Temperature Range.....	-55°C to +125°C
Soldering Temperature.....	Refer to the IPC/JEDEC J-STD-020 Specification.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability. Ambient operating temperature range when device is mounted on a four-layer JEDEC test board with no airflow.

**Note 1:** Specifications to -40°C are guaranteed by design and not production tested.

### 5.1 Electrical Characteristics

**Table 5-1. Power Supply**

( $V_{DD} = 2.7V$  to  $5.5V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	$V_{DD}$		2.7		5.5	V
Supply Current	$I_{DD}$	$V_{DD} = 5.5V$ , $V_{SDAIN} = V_{SCLIN} = 0V$		4	7	mA
Shutdown Current	$I_{SD}$	$V_{ENABLE} = 0V$ , all other pins at $V_{DD}$ or $V_{SS}$		200	500	$\mu A$

**Table 5-2. Startup Characteristics**

( $V_{DD} = 2.7V$  to  $5.5V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Precharge Voltage	$V_{PRE}$	SDA, SCL floating (Note 1)	0.75	1.00	1.25	V
ENABLE Threshold Rising	$V_{THR(EN, RISE)}$	Enabling		$V_{DD} / 2$	$V_{DD} \times 0.7$	V
ENABLE Threshold Falling	$V_{THR(EN, FALL)}$	Disabling	$V_{DD} \times 0.3$	$V_{DD} / 2$		V
Enable Time	$t_{EN}$	ENABLE high $\geq$ READY		350	420	$\mu s$
Disable Time	$t_{DIS}$	ENABLE low $\geq$ READY		25	50	ns
Bus Idle Time	$t_{IDLE}$			350	430	$\mu s$
SDAIN to READY After STOP	$t_{STOP}$	(Note 2)		0.7	1.0	$\mu s$
SCLOUT/SDAOUT to READY	$t_{READY}$			0.6	1.0	$\mu s$

**Table 5-3. I<sup>2</sup>C Bus Pins Characteristics**(V<sub>DD</sub> = 2.7V to 5.5V, T<sub>A</sub> = -40°C to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input/Output Offset Voltage	V <sub>OS</sub>			75		mV
ENABLE Input Current	I <sub>EN</sub>	ENABLE between V <sub>SS</sub> and V <sub>DD</sub>	-1		+1	μA
I <sup>2</sup> C Capacitance (Note 3)	C <sub>BUS</sub>	Applies to SCLIN, SDAIN, SCLOUT, SDAOUT pins; signals between -0.5V and 3.65V, V <sub>DD</sub> between 0V and 5.5V		3	10	pF
Leakage Current on I <sup>2</sup> C Pins	I <sub>OFF (BUS)</sub>	ENABLE = V <sub>SS</sub> or V <sub>DD</sub> < V <sub>DD,UV</sub>	-10		+10	μA
Output Low Open-Drain Outputs	V <sub>OL (OD)</sub>	Applies to READY and $\overline{\text{FAULT}}$ pins, I <sub>PULLUP</sub> = 3mA			0.4	V
I <sup>2</sup> C Bus V <sub>OUTLOW</sub>	V <sub>OL (BUS)</sub>	I <sub>IN</sub> = -3mA		0.3	0.5	V
I <sup>2</sup> C Bus Clock		See <a href="#">Table 5-5</a>				
Bus Stuck Low Timer	t <sub>STUCK</sub>	SDAOUT or SCLOUT = low	15	30	45	ms
Transient-Boosted Pullup Current	I <sub>PULL</sub>	Low to high transition on SDA, SCL pins; V <sub>DD</sub> = 0.3V	1			mA

**Table 5-4. Device Control Pins Characteristics**(V<sub>DD</sub> = 2.7V to 5.5V, T<sub>A</sub> = -40°C to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Logic Input Threshold Voltage	V <sub>THR (LOG)</sub>	Applies to SBDIS, SBCLK, ASR, ACOE, and ACIE inputs	1.6	1.8	2.0	V
Logic Input Hysteresis	V <sub>HYS</sub>	Any logic input pin except ENABLE (Note 3)		50		mV
ENABLE Input Threshold		See <a href="#">Table 5-2</a>				
Input Leakage	I <sub>IL</sub>	Applies to SBDIS, SBCLK, ASR, ACOE, ACIE, and ENABLE	-10		+10	μA
Leakage Current on Open-Drain Outputs	I <sub>OFF (OD)</sub>	Applies to READY and $\overline{\text{FAULT}}$ pins, ENABLE = V <sub>SS</sub>	-10		+10	μA
Lead Capacitance	C <sub>IO</sub>	READY, ENABLE, SBDIS, SBCLK, ASR, ACOE, ACIE, $\overline{\text{FAULT}}$ pins			10	pF


**Table 5-5. Timing Characteristics**(V<sub>DD</sub> = 2.7V to 5.5V, T<sub>A</sub> = -40°C to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Frequency	f <sub>BUS</sub>		0		400	kHz
Bus Free Time Between START and STOP Condition	f <sub>BUF</sub>	(Note 3)	1.3			μs
Hold Time After Repeated START Condition	t <sub>HD,START</sub>	(Note 3)	0.6			μs
Repeated START Condition Setup Time	t <sub>SU,START</sub>	(Note 3)	0.6			μs
STOP Condition Setup Time	t <sub>SU,STOP</sub>	(Note 3)	0.8			μs
Clock Low Period	t <sub>LOW</sub>	(Note 3)	1.3			μs
Clock High Period	t <sub>HIGH</sub>		0.6			μs
Clock-Data Fall Time	t <sub>F</sub>	(Note 4)	20 + 0.1C <sub>B</sub>		250	ns
Clock-Data Rise Time	t <sub>R</sub>	(Notes 3, 4)	20 + 0.1C <sub>B</sub>			ns

**Note 1:** Applies over full operational temperature range.**Note 2:** Delays that can occur after enable and/or idle time have passed.**Note 3:** Guaranteed by design. Not production tested.**Note 4:** C<sub>B</sub> = Total capacitance of one bus line (pF).**Note 5:** I<sub>PULL</sub> varies with temperature and voltage.

## 6. Pin Configuration

Figure 6-1. 14-Pin TDFN with Exposed Pad Pin Configuration






## 7. Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. The package number provided for each package is a link to the latest package outline information. Go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)


### 7.1 14-Pin TDFN with Exposed Pad (21-0137)





COMMON DIMENSIONS		
SYMBOL	MIN.	MAX.
A	0.70	0.80
D	2.90	3.10
E	2.90	3.10
A1	0.00	0.05
L	0.20	0.40
k	0.25 MIN.	
A2	0.20 REF.	

PACKAGE VARIATIONS								
PKG. CODE	N	D2	E2	e	JEDEC SPEC	b	[(N/2)-1] x e	
T633-2	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF	
T833-2	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	
T833-3	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	
T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF	
T1033-2	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF	
T1433-1	14	1.70±0.10	2.30±0.10	0.40 BSC	----	0.20±0.05	2.40 REF	
T1433-2	14	1.70±0.10	2.30±0.10	0.40 BSC	----	0.20±0.05	2.40 REF	

## NOTES:

1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
  2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
  3. WARPAGE SHALL NOT EXCEED 0.10 mm.
  4. PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
  5. DRAWING CONFORMS TO JEDEC MO229, EXCEPT DIMENSIONS "D2" AND "E2", AND T1433-1 & T1433-2.
  6. "N" IS THE TOTAL NUMBER OF LEADS.
  7. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
-  MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

-DRAWING NOT TO SCALE-

			
TITLE: PACKAGE OUTLINE, 6,8,10 & 14L, TDFN, EXPOSED PAD, 3x3x0.80 mm			
APPROVAL	DOCUMENT CONTROL NO.	REV.	
	21-0137	I	2/2

## 8. Thermal Information

**Table 8-1. Thermal Properties—14-Pin TDFN Package**

PARAMETER	VALUE
Target Ambient Temperature Range	-40°C to +85°C
Theta J (Die Junction Temperature Range)	-40°C to +125°C

## 9. Data Sheet Revision History

REVISION DATE	DESCRIPTION	PAGES CHANGED
111607	Initial data sheet release.	—