



## STD95NH02L

N-channel 24V - 0.005239Ω - 80A - DPAK  
Ultra low gate charge STripFET™ Power MOSFET

### General features

Type	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STD95NH02L	24V	<0.005Ω	80A <sup>(1)</sup>

1. Value limited by wire bonding


- Conduction losses reduced
- Switching losses reduced
- Low threshold device

### Description


The device is based on the latest generation of ST's proprietary STripFET™ technology. An innovative layout enables the device to also exhibit extremely low gate charge for the most demanding requirements in high-frequency DC-DC converters. It's therefore ideal for high-density converters in Telecom and Computer applications.

### Applications

- Switching application



### Internal schematic diagram



### Order codes

Part number	Marking	Package	Packaging
STD95NH02LT4	D95NH02L	DPAK	Tape & reel

Contents

1      **Electrical ratings** ..... 3

2      **Electrical characteristics** ..... 4

        2.1      Electrical characteristics (curves) ..... 6

3      **Test circuit** ..... 8

4      **Appendix A** ..... 9

5      **Package mechanical data** ..... 11

6      **Packing mechanical data** ..... 13

7      **Revision history** ..... 14

# 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{\text{spike}}^{(1)}$	Drain-source voltage rating	30	V
$V_{\text{DS}}$	Drain-source voltage ( $V_{\text{GS}} = 0$ )	24	V
$V_{\text{DGR}}$	Drain-gate voltage ( $R_{\text{GS}} = 20\text{k}\Omega$ )	24	V
$V_{\text{GS}}$	Gate-source voltage	$\pm 20$	V
$I_{\text{D}}^{(2)}$	Drain current (continuous) at $T_{\text{C}} = 25^{\circ}\text{C}$	80	A
$I_{\text{D}}^{(2)}$	Drain current (continuous) at $T_{\text{C}} = 100^{\circ}\text{C}$	68	A
$I_{\text{DM}}^{(3)}$	Drain current (pulsed)	320	A
$P_{\text{TOT}}$	Total dissipation at $T_{\text{C}} = 25^{\circ}\text{C}$	100	W
	Derating factor	0.67	W/ $^{\circ}\text{C}$
$E_{\text{AS}}^{(4)}$	Single pulse avalanche energy	600	mJ
$T_{\text{j}}$ $T_{\text{stg}}$	Operating junction temperature Storage temperature	-55 to 175	$^{\circ}\text{C}$

1. Guaranteed when external  $R_{\text{g}} = 4.7\Omega$  and  $T_{\text{f}} < T_{\text{fmax}}$
2. Value limited by wire bonding
3. Pulse width limited by safe operating area
4. Starting  $T_{\text{j}} = 25^{\circ}\text{C}$ ,  $I_{\text{d}} = 40\text{A}$ ,  $V_{\text{dd}} = 22\text{V}$

**Table 2. Thermal data**

$R_{\text{thj-case}}$	Thermal resistance junction-case max	1.5	$^{\circ}\text{C}/\text{W}$
$R_{\text{thj-amb}}$	Thermal resistance junction-to ambient max	100	$^{\circ}\text{C}/\text{W}$
$T_{\text{J}}$	Maximum lead temperature for soldering purpose	275	$^{\circ}\text{C}$

## 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

**Table 3. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 250μA, V <sub>GS</sub> = 0	24			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 20V V <sub>DS</sub> = 20V, T <sub>C</sub> = 125°C			1 10	μA μA
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	1			V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 40A V <sub>GS</sub> = 5V, I <sub>D</sub> = 40A		0.0039 0.0055	0.005 0.009	Ω Ω

**Table 4. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	V <sub>DS</sub> = 10V, I <sub>D</sub> = 10A		30		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 15V, f = 1MHz, V <sub>GS</sub> = 0		2070 990 90		pF pF pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on delay time Rise time Turn-off delay time Fall time	V <sub>DD</sub> = 12V, I <sub>D</sub> = 40A R <sub>G</sub> = 4.7Ω V <sub>GS</sub> = 10V (see <a href="#">Figure 13</a> )		20 110 47 20		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	V <sub>DD</sub> = 12V, I <sub>D</sub> = 80A, V <sub>GS</sub> = 5V, R <sub>G</sub> = 4.7Ω (see <a href="#">Figure 14</a> )		17 7.6 6.8		nC nC nC
Q <sub>oss</sub> <sup>(2)</sup>	Output charge	V <sub>DS</sub> = 19V, V <sub>GS</sub> = 0V		22.6		nC
Q <sub>gls</sub> <sup>(3)</sup>	Third-quadrant gate charge	V <sub>DS</sub> < 0V, V <sub>GS</sub> = 5V		15		nC
R <sub>G</sub>	Gate Input Resistance	f=1MHz Gate DC Bias =0 Test Signal Level =20mV Open Drain		1.8		Ω

1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.

2. Q<sub>oss</sub> = C<sub>oss</sub> \* Δ Vin, C<sub>oss</sub> = C<sub>gd</sub> + C<sub>gd</sub>. See [Chapter 4: Appendix A](#)

3. Gate charge for synchronous operation

**Table 5. Source drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current				80	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				320	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 40A$ , $V_{GS} = 0$			1.3	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 80A$ , $di/dt = 100A/\mu s$ ,		42		ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 20V$ , $T_j = 150^\circ C$		50.4		nC
$I_{RRM}$	Reverse recovery current	(see <a href="#">Figure 15</a> )		2.4		A

1. Pulse width limited by safe operating area.

2. Pulsed: Pulse duration = 300  $\mu s$ , duty cycle 1.5 %

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area




Figure 2. Thermal impedance




Figure 3. Output characteristics




Figure 4. Transfer characteristics




Figure 5. Transconductance




Figure 6. Static drain-source on resistance




Figure 7. Gate charge vs gate-source voltage    Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature    Figure 10. Normalized on resistance vs temperature





Figure 11. Source-drain diode forward characteristics    Figure 12. Normalized  $BV_{DSS}$  vs temperature



### 3 Test circuit

Figure 13. Switching times test circuit for resistive load




Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped Inductive load test circuit




Figure 17. Unclamped inductive waveform






Figure 18. Switching time waveform





## 4 Appendix A

**Figure 19. Buck converter: power losses estimation**



The power losses associated with the FETs in a synchronous buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is removed to allow for a safer working junction temperature.

- The low side (SW2) device requires:
  - Very low  $R_{DS(on)}$  to reduce conduction losses
  - Small  $Q_{gs}$  to reduce the gate charge losses
  - Small  $C_{oss}$  to reduce losses due to output capacitance
  - Small  $Q_{rr}$  to reduce losses on SW1 during its turn-on
  - The  $C_{gd}/C_{gs}$  ratio lower than  $V_{th}/V_{gg}$  ratio especially with low drain to source voltage to avoid the cross conduction phenomenon;
- The high side (SW1) device requires:
  - Small  $R_g$  and  $L_s$  to allow higher gate current peak and to limit the voltage feedback on the gate
  - Small  $Q_g$  to have a faster commutation and to reduce gate charge losses
  - Low  $R_{DS(on)}$  to reduce the conduction losses.

**Table 6. Power losses calculation**

	High side switching (SW1)	Low side switch (SW2)
Pconduction	$R_{DS(on)SW1} * I_L^2 * \delta$	$R_{DS(on)SW2} * I_L^2 * (1 - \delta)$
Pswitching	$V_{in} * (Q_{gth(SW1)} + Q_{gd(SW1)}) * f * \frac{I_L}{I_g}$	Zero Voltage Switching

**Table 6. Power losses calculation**

		High side switching (SW1)	Low side switch (SW2)
Pdiode	Recovery <sup>(1)</sup>	Not applicable	$V_{in} * Q_{rr(SW2)} * f$
	Conduction	Not applicable	$V_{f(SW2)} * I_L * t_{deadtime} * f$
Pgate(Q <sub>G</sub> )		$Q_{g(SW1)} * V_{gg} * f$	$Q_{gls(SW2)} * V_{gg} * f$
P <sub>Qoss</sub>		$\frac{V_{in} * Q_{oss(SW1)} * f}{2}$	$\frac{V_{in} * Q_{oss(SW2)} * f}{2}$

1. Dissipated by SW1 during turn-on

**Table 7. Paramiters meaning**

Parameter	Meaning
d	Duty-cycle
Q <sub>gsth</sub>	Post threshold gate charge
Q <sub>gls</sub>	Third quadrant gate charge
Pconduction	On state losses
Pswitching	On-off transition losses
Pdiode	Conduction and reverse recovery diode losses
Pgate	Gate drive losses
P <sub>Qoss</sub>	Output capacitance losses

## 5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: [www.st.com](http://www.st.com)


DPAK MECHANICAL DATA						
DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
B	0.64		0.9	0.025		0.035
b4	5.2		5.4	0.204		0.212
C	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
D1		5.1			0.200	
E	6.4		6.6	0.252		0.260
E1		4.7			0.185	
e		2.28			0.090	
e1	4.4		4.6	0.173		0.181
H	9.35		10.1	0.368		0.397
L	1			0.039		
(L1)		2.8			0.110	
L2		0.8			0.031	
L4	0.6		1	0.023		0.039
R		0.2			0.008	
V2	0°		8°	0°		8°

The diagram illustrates the mechanical specifications of the STD95NH02L DPAK package. It includes a top view showing dimensions E, b4, and L2. A side view shows dimensions A, A1, A2, C, C2, D, D1, E1, e, e1, H, L, L1, L2, L4, R, and V2. A detail view of the thermal pad shows dimensions E1, D1, and L1. A cross-section view shows the seating plane, gauge plane, and dimensions A2, L, and V2. The drawing also indicates the thermal pad and the seating plane.


0068772-F

# 6 Packing mechanical data

## DPAK FOOTPRINT



## TAPE AND REEL SHIPMENT



## 7 Revision history

**Table 8. Revision history**

Date	Revision	Changes
13-Sep-2004	1	First release
27-May-2005	2	Some values changed in <a href="#">Table 4: Dynamic</a> .
09-Aug-2006	3	New template, no content change

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)