Ordering number : ENA1021



SANYO Semiconductors DATA SHEET

LC75100M

CMOSIC

Digital Echo IC with Microphone Amplifier Circuit

Overview

The LC75100M is a digital echo IC that incorporates a microphone amplifier and is ideal for use in minicompo and other audio systems.

Functions

• Digital echo IC incorporating a microphone amplifier.

Specitications

Absolute Maximum Rating at $Ta = 25^{\circ}C$, $V_{SS} = 0V$

Parameter	Symbol	Pin Name	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}		10.5	V
Allowable power dissipation	Pd max	O ton	Ta≤70°C	350	mW
Operating ambient temperature	Topr			-20 to +70	°C
Storage ambient temperature	Tstg			-40 to +125	°C

Allowable Operating Ranges (Operating Conditions) at Ta = 25°C

Parameter	Symbol	Pin Name	min	typ	max	unit
Recommended supply voltage	V _{DD}	V _{DD}	W 74	9.0		V
Operating supply voltage range	V _{DD} opg	V _{DD}	8.0		10.0	
Input high-level voltage	VIH	S ((())	2.0		3.5	V
Input low-level voltage	V _{IL}		0		0.5	V
Input pulse width	tφW		1.0			μs
Hold time	thold		1.0		·	μs
Operating frequency	fopg				500	kHz

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.


Electrical Characteristics at Ta=25°C, $V_{DD}\!\!=\!\!9.0V,$ fin=1kHz, RL=10k Ω

Parameter	Symbol	Pin	Conditions	min	typ	max	unit
Quiescent current	I _{DD} O	V_{DD}			13	60	mA
Clock frequency	FCLK	OSC	OSC Ex.R=22kΩ	1.82	2.6	3.38	MHz
Mic-AMP (Input=MICIN1/MICIN	N2, Output=MIC	OUT1/MICOUT2, V _{IN} =-4	46dBV, VALC=VREF-1.414V, Mic-7	AMP NF Ex.F	R=6.2kΩ)		
Mic gain 1	VGM1		Mic-AMP NF Ex.R=0Ω	+50	+53	+56	dB
Mic gain 2	VGM2		Mic-AMP NF Ex.R=6.2kΩ	+33	+36	+39	dB
Maximum output voltage	VoTM		Mic Gain=+36dB, THD=1%, ALC=OFF	1.75			Vrms
Total harmonic distortion 1	THDM1		Mic Gain=+36dB, ALC=OFF, V _O =-10dBV		0.3	1.0	%
Total harmonic distortion 2	THDM2		Mic Gain=+36dB, ALC=ON, V _O =-10dBV, V _{IN} =0dBV		1.5	2.0	%
Output noise voltage	VNOM		Mic Gain=+36dB, JIS-A		-60	-55	dBV
Input impedance	ZiM			37	50	62	kΩ
ALC attack time	TaA				30		ms
ALC release time	TaR				1.0		S
Digital Echo (Input=IN1/IN2, O	utput=ECHOOU	T, V _{IN} =-10dBV, Delay T	ime=100ms, Mic volume 1/2=0dB,	feedback vol	ume=-∞)		
Delay time	DT	ECHOOUT	FCLK=2.6MHz		100		ms
Output level deviation	VGE	ECHOOUT		+2.5	+5.5	+8.5	dB
Maximum output voltage	VoE	ECHOOUT	THD=10%	1.5			Vrms
Total harmonic distortion	THDE	ECHOOUT	Filter=A Filter		0.5	2.0	%
Output noise voltage	VNOE	ECHOOUT	Filter=A Filter		-65	-55	dBV
Stereo Line (Input=LCHIN/RCH	IIN, Output=LCI	HOUT/RCHOUT, V _{IN} =-1	0dBV, Line select=STEREO, Mic v	olume 1/2=E	CHO volume	=-∞)	
Output level deviation	VGS	LCHOUT/RCHOUT	V _{IN} =-10dBV	-2.5	-0.5	+1.5	dB
Maximum output voltage	VoS	LCHOUT/RCHOUT	THD=1%	1.5			Vrms
Total harmonic distortion	THDS	LCHOUT/RCHOUT	JIS-A, Stereo out		0.03	0.1	%
Output noise voltage	VNOS	LCHOUT/RCHOUT	JIS-A, ECHO OFF		-85	-75	dBV
Vocal removal rate	VC	LCHOUT/RCHOUT	JIS-A, V _{IN} =-10dBV	-20	-18	-16	dB


Package Dimensions

unit: mm (typ)


3263




Pin Assignment



System Configuration Diagram



Block Diagram



Pin Description

	escription	1		
Pin No.	Pin Name	Voltage	Internal Equivalent Circuit	Description
1	VALC			ALC detection voltage setting pin
2 7	MICIN1 MICIN2	1/2 V _{DD}	2	Mic signal input 1 Mic signal input 2
3 8	ALC1 ALC2		3 * * * * * * * * * * * * * * * * * * *	Auto level control pin 1 Auto level control pin 2
4 9	MICNF1 MICNF2	1/2 V _{DD}	4 9 4 9	Mic feedback signal input pin 1 Mic feedback signal input pin 2
5 10	MICOUT1 MICOUT2	1/2 V _{DD}	5 10	Mic signal output pin 1 Mic signal output pin 2
6 11 28	IN1 IN2 ECHOIN	1/2 V _{DD}	6 11 28	ECHO circuit signal input pin 1 ECHO circuit signal input pin 2 ECHO signal input pin
12 13 25 26	AAF1 AAF2 LPF1 LPF2	1/2 V _{DD}	13 26 12 25	AAF input pin 1 AAF input pin 2 LPF input pin 1 LPF input pin 2

Continued on next page.

Continued	from preceding page	2.		
Pin	Pin Name	Voltage	Internal Equivalent Circuit	Description
No. 14	AAF3	1/2 V _{DD}	-W 1	AAF input pin 3
15	GND	0V	<i>"</i>	Analog GND
16	CE	0V/3.3V	A	CCB CE pin
18	CL(SCL)		16 W 15 M	CCB CL pin/I ² C bus SCL pin
17	DI(SDA)	0V/3.3V		CCB DI pin/l ² C bus SDA pin
			17	
19	osc	0V/3.3V	19	Oscillator circuit adjustment pin
20	DC3V	3.3V		Power supply for logic block
21	VREF	1/2 V _{DD}	21 W 21	Internal reference voltage
22	NF	1/2 V _{DD}	22	A/D pin
			<i>"</i> "	Continued on next page.


Continued on next page.

Continued	from preceding page).		,
Pin No.	Pin Name	Voltage	Internal Equivalent Circuit	Description
23 24	A/D D/A	1/2 V _{DD}	23 * 24	A/D pin D/A pin
27 29 30	ECHOOUT LCHOUT RCHOUT	1/2 V _{DD}	27 W 29 30	ECHO signal output pin Lch output Rch output
31	SELIN	1/2 V _{DD}	31	Selector input pin
32	SELOUT	1/2 V _{DD}	-WWWWWWWWWWWWW-	Selector output pin
33	FILTER	1/2 V _{DD}	33	Filter input pin 1
34 35	RCHIN LCHIN	1/2 V _{DD}	34 W N N N N N N N N N N N N N N N N N N	Rch input pin Lch input pin
36	V _{DD}			Supply voltage


Control Data (Serial Data Input) Format

Various settings of the LC75100M can be configured with a CCB or I^2C bus. When controlling the LC75100M via an I^2C bus, set and hold the CE pin at low level.










• IN2 mode




(4) Delay Time Control

(5) ECHO Volume


(6) Feedback Volume

② Serial data input

• CL: Normal Hi



• CL: Normal Low




(2) I²C bus control

I²C bus register

The I²C (Inter IC) bus is a bus system developed by Philips Corporation.

It controls the start and stop condition with SDA (Serial Data) and SCL (Serial Clock). The outputs of these signals are of open drain type and wired OR.



S: Start condition/P: Stop condition/ACK: Acknowledge

Data is transferred MSB first.


One unit is made up of 8 bits. ACK is returned by the slave for acknowledgement.

The slave IC reads the data on the rising edge of SCL.

The master IC changes the data on the falling edge of SCL.

① Control registers

• Slave Address



Note: The LC75100M can be used in the receive only mode if the LSB is set to 0.

• I²C Data

Function	Sub Addr	Data								
	BINARY	HEX	D7	D6	D5	D4	D3	D2	D1	D0
Stereo line select	0000 0001	01	LD2	LD1	LD0	KEY	0	MID2	MID1	MID0
Mic volume control	0000 0010	02	0	M2D2	M2D1	M2D0	TEST3	TEST2	TEST1	TEST0
Delay time control	0000 0011	03	0	DT2	DT1	DT0	0	ED2	ED1	ED0
ECHO/Feedback volume	0000 1000	04	0	FB2	FB1	FB0	0	0	0	0

^{*:} All test bits must be set to 0.

Control Data Description (common to both CCB and I²C bus)


No	Control Block/Data					Description		Related Data			
(1)	Line Select	'									
	LD2										
	LD1		LD2	LD1	LD0						
	LD0		0	0	0	Stereo output					
			0	0	1	Lch Mono output					
			0	1	0	Rch Mono output					
			0	1	1	L+R/2 output					
			1	0	0	Vocal cut output					
			1	0	1	Reserve					
			1	1	0	Reserve					
			1	1	1	Reserve					
(2)	External key control enable/disable key	Dete		ı	ath that uses the external key control.						
			KEY		I Key Contr	ol					
			0	Disable	d						
			1	Enabled	t						
(3)	Mic volume gain data M1D2	• Dete	rmines the	e gain of m	nic inputs 1	and 2.					
	M1D1		M1D2	M1D1	M1D0						
	M1D0		M2D2	M2D1	M2D0						
	M2D2										
	M2D2 M2D1		0	0	0	0dB					
			0	0	0	0dB -2dB					
	M2D1				1						
	M2D1		0	0	1	-2dB					
	M2D1		0	0	1 0	-2dB -4dB					
	M2D1		0 0	0 1 1	1 0 1	-2dB -4dB -6dB					
	M2D1		0 0 0 1	0 1 1 0	1 0 1 0	-2dB -4dB -6dB -9dB					

Continued on next page.


	ned from preceding page.	1				Description	
No	Control Block/Data		Related Data				
(4)	Delay time data DT2	• Dete					
	DT1		DT2	DT1	DT0		
	DT0		0	0	0	OFF	
			0	0	1	75ms	
			0	1	0	100ms	
			0	1	1	125ms	
			1	0	0	150ms	
			1	0	1	175ms	
			1	1	0	200ms	
			1	1	1	Reserved	
				•	•		
(5)	Echo volume gain data ED2 ED1	• Dete	rmines the	e gain of th	ne echo ou	tput.	
	ED0		ED2	ED1	ED0		
	220		0	0	0	0dB	
			0	0	1	-2dB	
			0	1	0	-4dB	
			0	1	1	-6dB	
			1	0	0	-9dB	
			1	0	1	-12dB	
			1	1	0	-15dB	
			1	1	1	-00	
(6)	Feedback volume gain data FB2	• Dete	rmines the	e volume c	of the echo	feedback.	
	FB1		FB2	FB1	FB0		
	FB0		0	0	0	-2dB	
			0	0	1	-4dB	
			0	1	0	-6dB	
			0	1	1	-8dB	
			1	0	0	-∞	
			1	0	1	Reserve	
			1	1	0	Reserve	
			1	1	1	Reserve	
(7)	IC test data	• Used	for testin	g the IC.			
	TEST3		TEST3	to TEST0	must all be	e set to 0.	
	TEST2						
	TEST1 TEST0						
	5.0						

Recommended Circuit (Mic-Gain=-36dB)

[CCB Control]




[I²C Control]



Setting the Mic Amplifier Gain

The mic amplifier gain can be adjusted by the resistors connected to pins 3 and 34. Moreover, the low frequency region can be cut off by connecting a capacitor. The mic amplifer has a built-in ALC (Auto Level Control) and the output level can be controlled by applying the reference voltage to pin 1.



- (1) Setting the mic AMP gain
 - R1=562.3k Ω , R2=1.0k Ω


[When Mic Gain=45dB]

R4=(R1/Mic Gain)-R2
=562.3k/177.8-1k
$$\approx$$
2.2kΩ

(2) Determining the fc

$$fc = \frac{1}{2\pi(R1+1k)C1}$$

(3) Setting the ALC operating voltage



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of March, 2008. Specifications and information herein are subject to change without notice.