

STE30NK90Z

N-CHANNEL 900V - 0.21Ω - 28A ISOTOP Zener-Protected SuperMESH™ MOSFET

Table 1: General Features

TYPE	V _{DSS}	R _{DS(on)}	ID	Pw
STE30NK90Z	900 V	< 0.26 Ω	28 A	500 W

- TYPICAL $R_{DS}(on) = 0.21 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED

DESCRIPTION

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR WELDING EQUIPMENT

Figure 1: Package



Figure 2: Internal Schematic Diagram




Table 2: Order Codes

SALES TYPE	MARKING	PACKAGE	PACKAGING
STE30NK90Z	E30NK90Z	ISOTOP	TUBE
			THE W.D.

Rev.3





Table 3: Absolute Maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source Voltage (V _{GS} = 0)	900	V
V_{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	900	V
V_{GS}	Gate- source Voltage	± 30	V
I _D	Drain Current (continuous) at T _C = 25°C	28	А
I _D	Drain Current (continuous) at T _C = 100°C	18	А
I _{DM} (•)	Drain Current (pulsed)	112	А
P _{TOT}	Total Dissipation at T _C = 25°C	500	W
	Derating Factor	4.3	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	6.5	KV
dv/dt (1)	Peak Diode Recovery voltage slope	4.5	V/ns
V _{ISO}	Insulation Withstand Voltage (AC-RMS) from All Four Terminals to External Heatsink	2500	V
T _j T _{stg}	Operating Junction Temperature Storage Temperature	- 65 to 150	°C

Table 4: Thermal Data

Rthj-case	Thermal Resistance Junction-case Max	0.23	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	40	°C/W

Table 5: Avalanche Characteristics

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	13	Α
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 35$ V)	500	mJ

Table 6: GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

477. 2/10

^(•) Pulse width limited by safe operating area (1) I_{SD} ≤ 28A, di/dt ≤ 200 A/µs, V_{DD} ≤ V_{(BR)DSS},

ELECTRICAL CHARACTERISTICS (T_{CASE} =25°C UNLESS OTHERWISE SPECIFIED)

Table 7: On/Off

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	900			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating, T_{C} = 125 °C			10 100	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20V			±100	μA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 150 \mu\text{A}$	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 14 A		0.21	0.26	Ω

Table 8: Dynamic

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15 V _, I _D = 14 A		26		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V$, f = 1 MHz, $V_{GS} = 0$		12000 852 166		pF pF pF
C _{oss eq.} (3)	Equivalent Output Capacitance	$V_{GS} = 0V$, $V_{DS} = 0V$ to 720 V		377		pF
$\begin{array}{c} t_{d(on)} \\ t_{r} \\ t_{d(off)} \\ t_{f} \end{array}$	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time	V_{DD} = 450 V, I_D = 13 A R_G = 4.7 Ω V _{GS} = 10 V (see Figure 17)		67 59 250 72		ns ns ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 720 \text{ V}, I_D = 26 \text{ A}, V_{GS} = 10 \text{ V} $ (see Figure 20)		350 51 190	490	nC nC nC

Table 9: Source Drain Diode

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				28 112	A A
V _{SD} (1)	Forward On Voltage	I _{SD} = 28 A, V _{GS} = 0			2	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 26 \text{ A}$, di/dt = 100 A/ μ s $V_{DD} = 100 \text{ V}$, $T_j = 25^{\circ}\text{C}$ (see Figure 18)		1 18.9 36.6		μs μC Α
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 26$ A, di/dt = 100 A/ μ s $V_{DD} = 100$ V, $T_j = 150$ °C (see Figure 18)		1.33 25.2 37.8		μs μC Α


A7/. 3/10

Note: 1. Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.

2. Pulse width limited by safe operating area.

3. Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80% VDss.

Figure 3: Safe Operating Area






Figure 5: Transconductance







Figure 6: Thermal Impedance







47/. 4/10

Figure 9: Gate Charge vs Gate-source Voltage





Figure 10: Normalized Gate Thereshold Voltage vs Temperature



-50 0 50 100 150 T⋅(℃)

Figure 11: Source-Drain Diode Forward Characteristics




Figure 12: Capacitance Variations





Figure 13: Normalized On Resistance vs Temperature



-50 0 50 100 150 T√€)
Figure 14: Normalized BVdss vs Temperature




Figure 15: Avalanche Energy vs Starting Tj




Figure 16: Unclamped Inductive Load Test Circuit




Figure 17: Switching Times Test Circuit For Resistive Load




Figure 18: Test Circuit For Inductive Load Switching and Diode Recovery Times




Figure 19: Unclamped Inductive Wafeform





Figure 20: Gate Charge Test Circuit



ISOTOP MECHANICAL DATA

DIM.		mm			inch	
DIWI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	11.8		12.2	0.466		0.480
В	8.9		9.1	0.350		0.358
С	1.95		2.05	0.076		0.080
D	0.75		0.85	0.029		0.033
Е	12.6		12.8	0.496		0.503
F	25.15		25.5	0.990		1.003
G	31.5		31.7	1.240		1.248
Н	4			0.157		
J	4.1		4.3	0.161		0.169
К	14.9		15.1	0.586		0.594
L	30.1		30.3	1.185		1.193
М	37.8		38.2	1.488		1.503
N	4			0.157		
0	7.8		8.2	0.307		0.322




Table 10: Revision History

Date	Revision	Description of Changes		
12-May-2004	1	First Release.		
15-Oct-2004	2	New value inserted in table 3. (V _{ISO})		
20-Jan-2005	3	Final Datasheet		

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America