



January 2007

## FAN5033 8-Bit Programmable, 2- to 3-Phase, Synchronous Buck Controller

### Features

- Selectable 2- or 3-phase operation at up to 1MHz per phase
- ±7.7mV worst-case differential sensing error over temperature
- Active current balancing between the output phases
- Power Good and Crowbar blanking supports on-the-fly VID code changes
- 0.5V to 1.6V output
- Fully compliant with the Intel<sup>®</sup> VR10 and VR11 specifications
- Selectable VR10 extended (7-bit) and VR11 (8-bit) VID tables
- Programmable soft-start ramp
- Programmable short-circuit protection and latch-off delay

## Applications

- Desktop PC/Server processor power supplies for existing and next-generation Intel processors
- VRM modules

## Description

The FAN5033 device is a multi-phase buck switching regulator controller optimized to convert a 12V input supply to the processor core voltage required by high performance Intel<sup>®</sup> processors. It has an internal 8-bit DAC that converts a digital voltage identification (VID) code, sent from the processor, to set the output voltage between 0.5V and 1.6V in 6.25mV steps. It outputs PWM signals to external MOSFET drivers that drive the switching power MOSFETs. The switching frequency of the design is programmable by a single resistor value. The number of phases can be programmed to support two- or three-phase applications.

The FAN5033 also includes programmable no-load offset and droop functions to adjust the output voltage as a function of the load current, as required by the Intel specifications. The FAN5033 provides an accurate and reliable short-circuit protection function with an adjustable over-current set point.


The FAN5033 is specified over the commercial temperature range of 0°C to +85°C and is available in a 32-lead MLP package.



## **Ordering Information**

Part Number	Temperature Range	Pb-Free	Package Type	Packing Method	Quantity
FAN5033MPX	0°C to 85°C	Yes	MLP-32	Tape and Reel	3,000 per Reel

intel<sup>®</sup> is a registered trademark of Intel Corporation.






Figure 2: Pin Assignment

## **Pin Definitions**

Pin #	Name	Description
1	EN	<b>Power Supply Enable Input</b> . Analog comparator input with hysteresis. If input voltage is higher than the internal threshold, the controller is enabled. If lower, the controller is disabled.
2	PWRGD	<b>Power Good Output</b> . Open drain output that pulls to GND when the output voltage is outside the proper operating range.
3	FBRTN	Feedback Return. VID DAC and Error Amplifier reference for remote sensing of output voltage.
4	FB	<b>Feedback Input</b> . Error amplifier input for remote sensing of output voltage. A positive internal current source is connected to this pin to allow the output voltage to be offset lower than the DAC voltage.
5	COMP	Error Amplifier Output. For loop compensation.
6	SS	<b>Soft-Start Input</b> . An external capacitor connected between this pin and GND sets the soft-start ramp-up time.
7	DELAY	<b>Delay Timer Input</b> . An external capacitor connected between this pin and GND sets th over-current latch-off delay time, BOOT voltage hold time, EN delay time, and PWRGD delay time.
8	ILIMIT	<b>Current Limit Set</b> . An external resistor from this pin to GND sets the current limit threshold of the converter.
9	RT	<b>Frequency Set Input</b> . An external resistor connected between this pin and GND sets the oscillator frequency of the device.
10	RAMPADJ	<b>PWM Ramp Set Input</b> . An external resistor connected between this pin and the converter input voltage sets the internal PWM ramp.
11	CSREF	<b>Current Sense Amplifier Positive Input</b> . The voltage on this pin is used as the reference for the current sense amplifier. The Power Good and Crowbar functions are also internally connected to this pin.
12	CSSUM	Current Sense Amplifier Negative Input.
13	CSCOMP	Current Sense Amplifier Compensation Output.

Pin #	Name	Description
14	GND	<b>Ground</b> . All internal biasing and logic output signals of the device are referenced to this ground.
15	OD	<b>Output Disable</b> . This pin is actively pulled low when the EN input is low or when $V_{CC}$ is below its UVLO threshold to disable the external MOSFET drivers. (Also referred to as OD# in the text of this document.)
16	NC	No Connection. This pin is not connected internally.
17 to 19	SW3 to SW1	<b>Switching Node Current Balance Inputs</b> . Sense the switching side of the inductor and used to measure the current level in each phase. The SW pins of unused phases should be left open.
20 to 22	PWM3 to PWM1	<b>PWM Outputs</b> . Each output is connected to the input of an external MOSFET driver, such as the FAN5109. Connecting the PWM3 output to VCC disables that phase, allowing the FAN5033 to operate as a two-phase controller.
23	VCC	Supply Voltage for the Device.
24 to 31	VID7 to VID0	<b>Voltage Identification Code Inputs</b> . These digital inputs are connected to the internal DAC and used to program the output voltage. These pins have $1\mu$ A internal pull-down; so if they are left open, the input state is decoded as logic low.
32	VIDSEL	<b>VID Table Select Input</b> . A logic low selects the extended VR10 DAC table and a logic high selects the VR11 DAC table. This pin has a 1µA internal pull-down; so if left open, the input state is decoded as logic low.
-	Exposed Paddle	Internally connected to die ground. May be connected to ground or left floating. Connect to ground for lowest package thermal resistance.

## **Absolute Maximum Rating**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Unless otherwise specified, all other voltages are referenced to GND.

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	-0.3		+15	V
	FBRTN	-0.3		+0.3	V
	RAMPADJ, PWM3	-0.3		V <sub>CC</sub> + 0.3	V
	SW1 – SW3	-10		+25	V
	All Other Inputs and Outputs	-0.3		+5.5	V
TJ	Operating Junction Temperature	0		+125	°C
T <sub>STG</sub>	Storage Temperature	-65		+150	°C
TL	Lead Soldering Temperature (10 seconds)			300	°C
T <sub>LI</sub>	Lead Infrared Temperature (15 seconds)			260	°C
θ <sub>JA</sub>	Thermal Resistance Junction-to-Ambient <sup>(1)</sup>			45	°C/W

Note:

 Junction-to-ambient thermal resistance, θ<sub>JA</sub>, is a strong function of PCB material, board thickness, thickness and number of copper planes, number of via used, diameter of via used, available copper surface, and attached heat sink characteristics.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage, VCC to GND	9.6	12	14.4	V
T <sub>A</sub>	Ambient Temperature	0		+85	°C

## **Electrical Characteristics**

 $V_{CC}$  = 12V, FBRTN = GND, and  $T_A$  = +25°C. The • denotes specifications that apply over the full operating temperature range.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
Error Amp	lifier						
V <sub>COMP</sub>	Output Voltage Range		•	0.5		4.0	V
V <sub>FB</sub>	Accuracy Relative to nominal DAC output, referenced to FBRTN. Figure 3	VRM11 VID Range: 1.00625V to 1.60000V	•	-7.7		+7.7	mV
V <sub>FB(BOOT)</sub>	Accuracy Relative to nominal DAC output, referenced to FBRTN. Figure 3	During Start-up	•	1.092	1.100	1.108	V
	Load Line Droop Accuracy	•	-78	-80	-82	mV	
	Differential Non-linearity		•	-1		+1	LSB
$\Delta V_{\text{FB}}$	Line Regulation	V <sub>CC</sub> =10V to 14V			0.05		%
I <sub>FB</sub>	Input Bias Current		•	13.5	15.0	16.5	μA
I <sub>FBRTN</sub>	FBRTN Current		•		70	95	μA
I <sub>O(ERR)</sub>	Output Current	FB forced to V <sub>OUT</sub> -3%			500		μA
$GBW_{(ERR)}$	Gain Bandwidth Product	COMP = FB <sup>(2)</sup>			20		MHz
	Slew Rate	COMP = FB <sup>(2)</sup>			25		V/µs
V <sub>CSCOMP</sub>	CSCOMP Voltage Range	Relative to CSREF	•	-250		+250	mV
t <sub>BOOT</sub>	BOOT Voltage Hold Time	C <sub>DELAY</sub> = 10nF			2		ms
<b>VID</b> Inputs	and VIDSEL						
$V_{\text{IH}(\text{VID})}$	Input Low Voltage	VIDx, VIDSEL	•			0.4	V
$V_{\text{IL}(\text{VID})}$	Input High Voltage	VIDx, VIDSEL	•	0.8		3.3	V
V <sub>IH(VID)</sub>	Select VR10 Table	VIDSEL Logic Low				0.4	V
I <sub>IN(VID)</sub>	Select VR11 Table	VIDSEL Logic High		0.8		3.3	V
	Input Current, VID Low				-1		μA
	VID Transition Delay Time	VID code change to FB change <sup>(2)</sup>	•	200			ns
	No CPU Detection Turn-off Delay Time	VID code change to OFF state to PWM going low <sup>(2)</sup>	•	200			ns
Oscillator							
fosc	Frequency		•	0.25		4.50	MHz
f <sub>PHASE</sub>	Frequency Variation	$T_A = 25C, R_T = 200K, 3-$ phase		-20%	400	20%	kHz
V <sub>RT</sub>	Output Voltage	$R_T = 100 k\Omega$ to GND	•	1.9	2.0	2.1	V
V <sub>RAMPADJ</sub>	RAMPADJ Output Voltage	$V_{RAMPADJ} = V_{DAC} + 2k\Omega * (V_{CC} - V_{DAC}) / (R_{RAMPADJ} + 2K\Omega)$	•	-50		+50	mV
I <sub>RAMPADJ</sub>	RAMPADJ Input Current Range		1	1		50	μA

## Electrical Characteristics (Continued)

 $V_{CC}$  = 12V, FBRTN = GND, and  $T_A$  = +25°C. The • denotes specifications that apply over the full operating temperature range.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
Current Sei	nse Amplifier	•	·	. <u></u> .	•	•	•
V <sub>OS(CSA)</sub>	Offset Voltage	CSSUM – CSREF Figure 4	•	-1.0		+1.0	mV
IBIAS(CSSUM)	Input Bias Current (for CSSUM)		•	-50		+50	nA
I <sub>BIAS(CSREF)</sub>	Input Current (for CSREF)	Current drawn by CSREF Pin	•	-3		+3	μA
GBW <sub>(CSA)</sub>	Gain Bandwidth Product	$CSSUM = C_{SCOMP}^{(2)}$			10		MHz
	Slew Rate	$C_{CSCOMP} = 10pF^{(2)}$			10		V/µs
V <sub>CSACM</sub>	Input Common-Mode Range	CSSUM and CSREF	•	0		3.2	V
	Output Voltage Range		•	0.05		3.2	V
ICSCOMP	Output Current				1		mA
t <sub>OC(DELAY)</sub>	Current Limit Latch-off Delay Time	C <sub>DELAY</sub> = 10nF			5		ms
Current Ba	lance Circuit						
V <sub>SW(x)CM</sub>	Common Mode Range <sup>(2)</sup>		•	-600		+200	mV
R <sub>SW(x)</sub>	Input Resistance	SW(x) = 0V	•	35	50	65	kΩ
I <sub>SW(x)</sub>	Input Current	SW(x) = 0V	•	1.6	3.3	5.0	μA
$\Delta I_{SW(x)}$	Input Current Matching	SW(x) = 0V	•	-5		+5	%
	nit Comparator		1		l		1
VILIMIT	Output Voltage	R <sub>ILIMT</sub> = 143kΩ	•	1.6	1.7	1.8	V
I <sub>ILIMIT</sub>	Output Current	R <sub>ILIMT</sub> = 143kΩ			12		μA
	Maximum Output Current		•	60			μA
V <sub>CL</sub>	Current Limit Threshold Voltage	$V_{CSREF} - V_{CSCOMP}, R_{ILIMT}$ = 143kΩ	•	100	120	140	mV
	Current Limit Setting Ratio	V <sub>CL</sub> / I <sub>ILIMT</sub>			10		mV/μ/
Delay Time	r						
IDELAY	Normal Mode Output Current		•	12	15	18	μA
I <sub>DELAY(CL)</sub>	Output Current in Current Limit		•	3.0	3.75	4.5	μA
V <sub>DELAY(TH)</sub>	Threshold Voltage		•	1.6	1.7	1.8	V
Soft-Start							
I <sub>(SS)</sub>	Output Current	During Start-up	•	12	15	18	μA
Enable Inpu	ut	I	1				
V <sub>TH(EN)</sub>	Threshold Voltage		•	800	850	900	mV
V <sub>HYS(EN)</sub>	Threshold Hysteresis		•	80	100	120	mV
I <sub>IN(EN)</sub>	Enable Input Current			L	1		μA
t <sub>DELAY(EN)</sub>	Turn-on Delay	Start-up sequence, EN>950mV, C <sub>DELAY</sub> = 10nF			2		ms


Symbol	Parameter	Condi	tions		Min.	Тур.	Max.	Unit
 OD Output					•			
V <sub>OL(ODB)</sub>	Output Voltage Low	$I_{PWM(SINK)} = 400 \mu A$		•		160	400	mV
V <sub>OH(ODB)</sub>	Output Voltage High	I <sub>PWM(SOURCE)</sub> = 400μA		•	4	5		V
Power Goo	d Comparator	I		I				
V <sub>PWRGD(UV)</sub>	Under-Voltage Threshold	Relative to Nominal D	DAC Output	•	-300	-250	-200	mV
V <sub>PWRGD(OV)</sub>	Over-Voltage Threshold	Relative to Nominal D	•	100	150	200	mV	
V <sub>OL(PWRGD)</sub>	Output Low Voltage	I <sub>PWRGD(SINK)</sub> = -4mA		•		200	300	mV
		C <sub>DELAY</sub> = 10nF	Start-up sequence	•		2		ms
t <sub>PWRGD</sub>	Power Good Delay Time	Power Good Blanking Time	VID code Changing	•		250		μs
			VID Code Static	•	100	200		ns
V <sub>CROWBAR</sub>	Crowbar Trip Point	Relative to Nominal DAC Output Relative to FBRTN		•	100	150	200	mV
	Crowbar Reset Point			•	250	300	350	mV
t <sub>crowbar</sub>	Crowbar Delay Time	Over-voltage to PWM going low	VID code Change	•	100	250		μs
		Crowbar Blanking Time	VID Code Static	•		400		ns
PWM Outp	uts			1	11			
$V_{OL(VRTM)}$	Output Voltage Low	$I_{PWM(SINK)} = 400 \mu A$		•		160	400	mV
$V_{OH(VRTM)}$	Output Voltage High	I <sub>PWM(SOURCE)</sub> = 400µA		•	4	5		V
	Phase Disable Voltage	Applicable to PWM3 pins only. Connect this pin to VCC to disable the phase. <sup>(3)</sup>		•	V <sub>CC</sub> 1			V
Input Supp	ly							
V <sub>CC</sub>	DC Supply Current	EN = Logic HIGH		•		8	12	mA
V <sub>UVLO</sub>	UVLO Threshold	V <sub>CC</sub> rising		•	6.5	6.9	7.3	V
VULVOLHYS	UVLO Hysteresis	1			0.7	0.9	1.1	V

# 1. All limits at operating temperature extremes are guaranteed by design, characterization, and statistical quality control.

2. AC specifications guaranteed by design and characterization; not production tested.

3. To operate FAN5033 with fewer than three phases, PWM3 should be connected to VCC to disable this phase. See the "Theory of Operation" section for details.

Electrical Characteristics (Continued)





/ID4	VID3	VID2	VID1	VID0	VID5	VID6	V <sub>OUT</sub> (V)
1	1	1	1	1	1	0	OFF
1	1	1	1	1	1	1	OFF
1	1	1	1	1	0	0	OFF
1	1	1	1	1	0	1	OFF
1	1	1	1	0	1	0	1.09375
1	1	1	1	0	1	1	1.10000
1	1	1	1	0	0	0	1.10625
1	1	1	1	0	0	1	1.11250
1	<u>1</u> 1	1	0	<u>1</u> 1	1	0	1.11875 1.12500
1	1	1	0	1	0	0	1.13125
1	1	1	0	1	0	1	1.13750
1	1	1	0	0	1	0	1.14375
1	1	1	0	0	1	1	1.15000
1	1	1	0	0	0	0	1.15625
1	1	1	0	0	0	1	1.16250
1	1	0	1	1	1	0	1.16875
1	1	0	1	1	1	1	1.17500
1	1	0	1	1	0	0	1.18125
1	1	0	1	1	0	1	1.18750
1	1	0	1	0	1	0	1.19375
1	1	0	1	0	1	1	1.20000
1	1	0	1	0	0	0	1.20625 1.21250
1	<u>1</u> 1	0	1 0	1	0	0	1.21250
1	1	0	0	1	1	1	1.22500
1	1	0	0	1	0	0	1.23125
1	1	0	0	1	0	1	1.23750
1	1	0	0	0	1	0	1.24375
1	1	0	0	0	1	1	1.25000
1	1	0	0	0	0	0	1.25625
1	1	0	0	0	0	1	1.26250
1	0	1	1	1	1	0	1.26875
1	0	1	1	1	1	1	1.27500
1	0	1	1	1	0	0	1.28125
1	0	1	1	1	0	1	1.28750
1	0	1	1	0	1	0	1.29375
1	0	1	1	0	1 0	<u> </u>	1.30000 1.30625
1	0	1	1	0	0	1	1.31250
1	0	1	0	1	1	0	1.31875
1	0	1	0	1	1	1	1.32500
1	0	1	0	1	0	0	1.33125
1	0	1	0	1	0	1	1.33750
1	0	1	0	0	1	0	1.34375
1	0	1	0	0	1	1	1.35000
1	0	1	0	0	0	0	1.35625
1	0	1	0	0	0	1	1.36250
1	0	0	1	1	1	0	1.36875
1	0	0	1	1	1	1	1.37500
1	0	0	1	<u>1</u> 1	0	0	1.38125 1.38750
1	0	0	1	0		0	1.39375
1	0	0	1 1	0	1	<u> </u>	1.40000
1	0	0	1	0	0	0	1.40000
1	0	0	1	0	0	1	1.41250
1	0	0	0	1	1	0	1.41875
1	0	0	0	1	1	1	1.42500
1	0	0	0	1	0	0	1.43125
1	0	0	0	1	0	1	1.43750
1	0	0	0	0	1	0	1.44375
1	0	0	0	0	1	1	1.45000
1	0	0	0	0	0	0	1.45625

VID4	ntinued VID3	VID2	VID1	VID0	VID5	VID6	V <sub>OUT (V)</sub>
0	1	1	1	1	1	0	1.46875
0	1	1	1	1	1	1	1.47500
0	1	1	1	1	0	0	1.48125
0	1	1	1	1	0	1	1.48750
0	1	1	1	0	1	0	1.49375
0	1	1	1	0	1	1	1.50000
0	1	1	1	0	0	0	1.50625
0	1	1	1	0	0	1	1.51250
0	1	1	0	1	1	0	1.51875
0	1	1	0	1	1	1	1.52500
0	1	1	0	1	0	0	1.53125
0	1	1	0	1	0	1	1.53750
0	1	1	0	0	1	0	1.54375
0	1	1	0	0	1	1	1.55000
0	1	1	0	0	0	0	1.55625
0	1	1	0	0	0	1	1.56250
0	1	0	1	1	1	0	1.56875
0	1	0	1	1	1	1	1.57500
0	1	0	1	1	0	0	1.58125 1.58750
0	<u>1</u> 1	0	1	0	0	0	1.58750
0	1	0	1	0	1	1	1.60000
0	1	0	1	0	0	0	0.83125
0	1	0	1	0	0	1	0.83750
0	1	0	0	1	1	0	0.84375
0	1	0	0	1	1	1	0.85000
0	1	0	0	1	0	0	0.85625
0	1	0	0	1	0	1	0.86250
0	1	0	0	0	1	0	0.86875
0	1	0	0	0	1	1	0.87500
0	1	0	0	0	0	0	0.88125
0	1	0	0	0	0	1	0.88750
0	0	1	1	1	1	0	0.89375
0	0	1	1	1	1	1	0.90000
0	0	1	1	1	0	0	0.90625
0	0	1	1	1	0	1	0.91250
0	0	1	1	0	1	0	0.91875 0.92500
0	0	1	1	0	0	0	0.92500
0	0	1	1	0	0	1	0.93750
0	0	1	0	1	1	0	0.94375
0	0	1	0	1	1	1	0.95000
0	0	1	0	1	0	0	0.95625
0	0	1	0	1	0	1	0.96250
0	0	1	0	0	1	0	0.96875
0	0	1	0	0	1	1	0.97500
0	0	1	0	0	0	0	0.98125
0	0	1	0	0	0	1	0.98750
0	0	0	1	1	1	0	0.99375
0	0	0	1	1	1	1	1.00000
0	0	0	1	1	0	0	1.00625
0	0	0	1	1	0	1	1.01250
0	0	0	1	0	1	0	1.01875
0	0	0	1	0	1	1	1.02500
0	0	0	1	0	0	0	1.03125
0	0	0	1	0	0	1	1.03750
0	0	0	0	1	1	0	1.04375
0	0	0	0	1	1 0	1 0	1.05000 1.05625
0	0	0	0	<u>1</u>	0	1	1.05625
0	0	0	0	0	1	0	1.06250
0	0	0	0	0	1	1	1.07500
0	0	0	0	0	0	0	1.08125

HEX	Voltage	Tolerance	HEX	Voltage	Tolerance	HEX	Voltage	Tolerance	HEX	Voltage	Toleranc
) ()	OFF		40	1.21250	+-15mV LL (0 - 110A)	80	0.81250	Monotonic	C 0	0.4125	Don't Care
) 1	OFF		41	1.20625	+-15mV LL (0 - 110A)	81	0.80625	Monotonic	C 1	0.40625	Don't Care
02	1.60000	+-15mV LL (0 -	4 1	1.20023			0.80025		C 2		
					+-15mV LL (0 - 110A)	82		Monotonic		0.40000	Don't Care
03	1.59375	+-15mV LL (0 -	43	1.19375	+-15mV LL (0 - 110A)	83	0.79375	Monotonic	C 3	0.39375	Don't Care
04	1.58750	+-15mV LL (0 -	44	1.18750	+-15mV LL (0 - 110A)	84	0.7875	Monotonic	C 4	0.38750	Don't Care
05	1.58125	+-15mV LL (0 -	4 5	1.18125	+-15mV LL (0 - 110A)	85	0.78125	Monotonic	C 5	0.38125	Don't Care
06	1.57500	+-15mV LL (0 -	46	1.17500	+-15mV LL (0 - 110A)	86	0.775	Monotonic	C 6	0.37500	Don't Care
07	1.56875	+-15mV LL (0 -	47	1.16875	+-15mV LL (0 - 110A)	87	0.76875	Monotonic	C 7	0.36875	Don't Care
08	1.56250	+-15mV LL (0 -	48	1.16250	+-15mV LL (0 - 110A)	88	0.7625	Monotonic	C 8	0.36250	Don't Care
09	1.55625	+-15mV LL (0 -	49	1.15625	+-15mV LL (0 - 110A)	89	0.75625	Monotonic	C 9	0.35625	Don't Care
0 A	1.55000	+-15mV LL (0 -	4 A	1.15000	+-15mV LL (0 - 110A)	8 A	0.75	Monotonic	CA	0.35000	Don't Car
0 B	1.54375	+-15mV LL (0 -	4 B	1.14375	+-15mV LL (0 - 110A)	8 B	0.74375	Monotonic	СВ	0.34375	Don't Car
0 C	1.53750	+-15mV LL (0 -	4 C	1.13750	+-15mV LL (0 - 110A)	8 C	0.7375		CC	0.33750	Don't Car
								Monotonic			
0 D	1.53125	+-15mV LL (0 -	4 D	1.13125	+-15mV LL (0 - 110A)	8 D	0.73125	Monotonic	CD	0.33125	Don't Car
0 E	1.52500	+-15mV LL (0 -	4 E	1.12500	+-15mV LL (0 - 110A)	8 E	0.725	Monotonic	CE	0.32500	Don't Car
0 F	1.51875	+-15mV LL (0 -	4 F	1.11875	+-15mV LL (0 - 110A)	8 F	0.71875	Monotonic	CF	0.31875	Don't Car
10	1.51250	+-15mV LL (0 -	50	1.11250	+-15mV LL (0 - 110A)	90	0.7125	Monotonic	D 0	0.31250	Don't Car
11	1.50625	+-15mV LL (0 -	51	1.10625	+-15mV LL (0 - 110A)	91	0.70625	Monotonic	D 1	0.30625	Don't Car
12	1.50000	+-15mV LL (0 -	52	1.10000	+-15mV LL (0 - 110A)	92	0.7	Monotonic	D 2	0.30000	Don't Car
13	1.49375	+-15mV LL (0 -	53	1.09375	+-15mV LL (0 - 110A)	93	0.69375	Monotonic	D 3	0.29375	Don't Ca
14	1.48750	+-15mV LL (0 -	54	1.08750	+-15mV LL (0 - 110A)	94	0.6875	Monotonic	D 4	0.28750	Don't Ca
15	1.48125	+-15mV LL (0 -	55	1.08125	+-15mV LL (0 - 110A)	95	0.68125	Monotonic	D 5	0.28125	Don't Ca
16	1.47500	+-15mV LL (0 -	56	1.07500	+-15mV LL (0 - 110A)	96	0.675	Monotonic	D 6	0.27500	Don't Ca
17			57			97					Don't Ca
_	1.46875	+-15mV LL (0 -		1.06875	+-15mV LL (0 - 110A)		0.66875	Monotonic	D7	0.26875	
18	1.46250	+-15mV LL (0 -	58	1.06250	+-15mV LL (0 - 110A)	98	0.6625	Monotonic	D 8	0.26250	Don't Ca
19	1.45625	+-15mV LL (0 -	59	1.05625	+-15mV LL (0 - 110A)	99	0.65625	Monotonic	D 9	0.25625	Don't Ca
1 A	1.45000	+-15mV LL (0 -	5 A	1.05000	+-15mV LL (0 - 110A)	9 A	0.65	Monotonic	DA	0.25000	Don't Ca
1 B	1.44375	+-15mV LL (0 -	5 B	1.04375	+-15mV LL (0 - 110A)	9 B	0.64375	Monotonic	DB	0.24375	Don't Ca
1 C	1.43750	+-15mV LL (0 -	5 C	1.03750	+-15mV LL (0 - 110A)	9 C	0.6375	Monotonic	DC	0.23750	Don't Ca
1 D	1.43125	+-15mV LL (0 -	5 D	1.03125	+-15mV LL (0 - 110A)	9 D	0.63125	Monotonic	DD	0.23125	Don't Ca
1 E	1.42500	+-15mV LL (0 -	5 E	1.02500	+-15mV LL (0 - 110A)	9 E	0.625	Monotonic	DE	0.22500	Don't Ca
1 F	1.41875	+-15mV LL (0 -	5 F	1.01875	+-15mV LL (0 - 110A)	9 F	0.61875	Monotonic	DF	0.21875	Don't Ca
20	1.41250	+-15mV LL (0 -	60	1.01250	+-15mV LL (0 - 110A)	A 0	0.6125	Monotonic	E 0	0.21250	Don't Ca
21	1.40625	+-15mV LL (0 -	61	1.00625	+-15mV LL (0 - 110A)	A 1	0.60625	Monotonic	E 1	0.20625	Don't Ca
22	1.40000		62	1.00000	· · · · · · · · · · · · · · · · · · ·	A 2			E 2	0.20023	
		+-15mV LL (0 -	-		Monotonic DAC (6.25 mV)		0.6	Monotonic			Don't Ca
23	1.39375	+-15mV LL (0 -	63	0.99375	Monotonic DAC (6.25 mV)	A 3	0.59375	Monotonic	E 3	0.19375	Don't Ca
24	1.38750	+-15mV LL (0 -	64	0.98750	Monotonic DAC (6.25 mV)	A 4	0.5875	Monotonic	E 4	0.18750	Don't Ca
25	1.38125	+-15mV LL (0 -	65	0.98125	Monotonic DAC (6.25 mV)	A 5	0.58125	Monotonic	E 5	0.18125	Don't Ca
26	1.37500	+-15mV LL (0 -	66	0.97500	Monotonic DAC (6.25 mV)	A 6	0.575	Monotonic	E 6	0.17500	Don't Ca
27	1.36875	+-15mV LL (0 -	67	0.96875	Monotonic DAC (6.25 mV)	Α7	0.56875	Monotonic	E 7	0.16875	Don't Ca
28	1.36250	+-15mV LL (0 -	68	0.96250	Monotonic DAC (6.25 mV)	A 8	0.5625	Monotonic	E 8	0.16250	Don't Ca
29	1.35625	+-15mV LL (0 -	69	0.95625	Monotonic DAC (6.25 mV)	A 9	0.55625	Monotonic	E 9	0.15625	Don't Ca
2 A	1.35000	+-15mV LL (0 -	6 A	0.95000	Monotonic DAC (6.25 mV)	AA	0.55	Monotonic	ΕA	0.15000	Don't Ca
2 B	1.34375	+-15mV LL (0 -	6 B	0.94375	Monotonic DAC (6.25 mV)	AB	0.54375	Monotonic	EB	0.14375	Don't Ca
2 C	1.33750	+-15mV LL (0 -	6 C	0.93750	Monotonic DAC (6.25 mV)	AC	0.5375	Monotonic	EC	0.143750	Don't Ca
2 D	1.33125	+-15mV LL (0 -	6 D	0.93730	Monotonic DAC (6.25 mV)	AD	0.5375	Monotonic	ED	0.13750	Don't Ca
2 D 2 E		+-15mV LL (0 -	6 E			AD		Monotonic	EE	0.13125	Don't Ca
	1.32500	· · · ·		0.92500	Monotonic DAC (6.25 mV)		0.525				
2 F	1.31875	+-15mV LL (0 -	6 F	0.91875	Monotonic DAC (6.25 mV)	AF	0.51875	Monotonic	EF	0.11875	Don't Ca
30	1.31250	+-15mV LL (0 -	70	0.91250	Monotonic DAC (6.25 mV)	B 0	0.5125	Monotonic	F 0	0.11250	Don't Ca
31	1.30625	+-15mV LL (0 -	71	0.90625	Monotonic DAC (6.25 mV)	B 1	0.50625	Monotonic	F 1	0.10625	Don't Ca
32	1.30000	+-15mV LL (0 -	72	0.90000	Monotonic DAC (6.25 mV)	B 2	0.5	Monotonic	F 2	0.10000	Don't Ca
33	1.29375	+-15mV LL (0 -	73	0.89375	Monotonic DAC (6.25 mV)	B 3	0.49375	Don't Care	F 3	0.09375	Don't Ca
34	1.28750	+-15mV LL (0 -	74	0.88750	Monotonic DAC (6.25 mV)	B 4	0.4875	Don't Care	F 4	0.08750	Don't Ca
35	1.28125	+-15mV LL (0 -	75	0.88125	Monotonic DAC (6.25 mV)	B 5	0.48125	Don't Care	F 5	0.08125	Don't Ca
36	1.27500	+-15mV LL (0 -	76	0.87500	Monotonic DAC (6.25 mV)	B 6	0.475	Don't Care	F 6	0.07500	Don't Ca
37	1.26875	+-15mV LL (0 -	77	0.86875	Monotonic DAC (6.25 mV)	B 7	0.46875	Don't Care	F 7	0.06875	Don't Ca
_									_		
38	1.26250	+-15mV LL (0 -	78	0.86250	Monotonic DAC (6.25 mV)	B 8	0.4625	Don't Care	F8	0.06250	Don't Ca
39	1.25625	+-15mV LL (0 -	79	0.85625	Monotonic DAC (6.25 mV)	B 9	0.45625	Don't Care	F 9	0.05625	Don't Ca
3 A	1.25000	+-15mV LL (0 -	7 A	0.85000	Monotonic DAC (6.25 mV)	ΒA	0.45	Don't Care	FA	0.05000	Don't Ca
3 B	1.24375	+-15mV LL (0 -	7 B	0.84375	Monotonic DAC (6.25 mV)	BB	0.44375	Don't Care	FB	0.04375	Don't Ca
3 C	1.23750	+-15mV LL (0 -	7 C	0.83750	Monotonic DAC (6.25 mV)	ВC	0.4375	Don't Care	FC	0.03750	Don't Ca
3 D	1.23125	+-15mV LL (0 -	7 D	0.83125	Monotonic DAC (6.25 mV)	ВD	0.43125	Don't Care	FD	0.03125	Don't Ca
3 E	1.22500	+-15mV LL (0 -	7 E	0.82500	Monotonic DAC (6.25 mV)	BE	0.425	Don't Care	FE	OFF	

# Table 2: Output Voltage Programming Codes (8-bit) 0 = logic LOW; 1 = logic HIGH. (MSB: VID7, LSB: VID0; 11110001<sub>b</sub> = F1<sub>h</sub>)





## **Theory of Operation**

Note: The values shown in this section are for reference only. See the parametric tables for actual values.

The FAN5033 is a fixed-frequency PWM controller with multi-phase logic outputs for use in two- and three-phase synchronous buck CPU power supplies. It has an internal VID DAC designed to interface directly with Intel's 8-bit VRD/VRM 11 and 7-bit VRD/VRM 10.x-compatible CPUs. Multi-phase operation is required for the high currents and low voltages of today's Intel's microprocessors that can require up to 150A of current.

The integrated features of the FAN5033 ensure a stable, high-performance topology for:

- Balanced currents and thermals between phases
- High-speed response at the lowest possible switching frequency and output decoupling capacitors
- Tight load line regulation and accuracy
- High-current output by allowing up to three-phase designs
- Reduced output ripple due to multi-phase operation
- Good PC board layout noise immunity
- Easily settable and adjustable design parameters with simple component selection
- Two- to three-phase operation allows optimizing designs for cost/performance and support a wide range of applications

#### START-UP SEQUENCE


The FAN5033 start-up sequence is shown in Figure 8. Once the EN and UVLO conditions are met, the DELAY pin goes through one cycle (TD1); after which, the internal oscillator starts. The first two clock cycles are used for phase detection. The soft-start ramp is enabled (TD2), raising the output voltage up to the boot voltage of 1.1V. The boot hold time (TD3) allows the processor VID pins settle to the programmed VID code. After TD3 timing is finished, the output soft-starts, either up or down, to the final VID voltage during TD4. TD5 is the time between the output reaching the VID voltage and the PWRGD being presented to the system.

#### PHASE-DETECTION SEQUENCE

During start-up, the number of operational phases and their phase relationship is determined by the internal circuitry that monitors the PWM outputs. Normally, the FAN5033 operates as a three-phase PWM controller. For two-phase operation, connect the PWM3 pin to VCC.

The PWM logic, which is driven by the master oscillator, directs the phase sequencer and channel detectors. Channel detection occurs during the first two clock cycles after the chip is enabled. During the detection period, PWM3 is connected to a 100 $\mu$ A sinking current source and two internal voltage comparators check the pin voltage of PWM3 versus a threshold of 3V typical. If the pin is tied to VIN, the pin voltage is above 3V and that phase is disabled and put in a tri-state mode. Otherwise, the internal 100 $\mu$ A current source pulls PWM pin below the 3V threshold. After channel detection, the 100 $\mu$ A current source is removed.

Shorting PWM3 to VCC configures the system for twophase operation.



After detection time is complete, the PWM outputs that were not sensed as "pulled high" function as normal PWM outputs. PWM outputs that were sensed as "pulled high" are put into a high-impedance state.

The PWM signals are logic-level outputs intended for driving external gate drivers, such as the FAN5109. Since each phase is monitored independently, operation approaching 100% duty cycle is possible. Also, more than one output can be on at the same time to allow overlapping phases.

#### MASTER CLOCK FREQUENCY

The clock frequency of the FAN5033 is set with an external resistor connected from the RT pin to ground. The frequency to resistor relationship is shown in Figure 6. To determine the frequency per phase, divide the clock by the number of enabled phases.

#### **OUTPUT CURRENT SENSING** (See Figure 2)

The FAN5033 provides a dedicated current sense amplifier (CSA) to monitor the output current for proper voltage positioning and for current limit detection. It differentially senses the voltage drop across the DCR of the inductors to give the total average current being delivered to the load. This method is inherently more accurate than peak current detection or sampling the voltage across the low-side MOSFETs. The CSA implementation can be configured several ways, depending on the objectives of the system. It can use output inductor DCR sensing without a thermistor, for lowest cost, or output inductor DCR sensing with a thermistor, for improved accuracy with tracking of inductor temperature.

To measure the differential voltage across the output inductors, the positive input of the CSA (CSREF pin) is connected, using equal value resistors, to the output capacitor side of the inductors. The negative input of the CSA (CSSUM pin) is connected, again using equal value resistors, to the MOSFET side of the inductors. The CSA's output (CSCOMP) is a voltage equal to the voltage dropped across the inductors, times the gain of the CSA, and is inversely proportional to the output current.

The gain of the CSA is set by connecting an external feedback resistor between the CSA's CSCOMP and CSSUM pins. A capacitor, connected across the resistor, is used to create a low pass filter to remove high-frequency switching effects and to create a RC pole to cancel the zero created by the L/DCR of the inductor. The end result is that the voltage between the CSCOMP and CSREF pins is inversely proportional to the output current (CSCOMP goes negative relative to CSREF as current increases) and the CSA gain sets the ratio of the CSA output voltage change as a function of output current change. This voltage difference is used by the current limit comparator and is also used by the droop amplifier to create the output load line.

The CSA is designed to have a low offset input voltage. The sensing gain is determined by external resistors so that it can be extremely accurate.

#### LOAD LINE IMPEDANCE CONTROL

The FAN5033 has an internal "Droop Amp" that effectively subtracts the voltage applied between the CSCOMP and CSREF pins from the FB pin voltage of the error amplifier, allowing the output voltage to be varied independent of the DAC setting. A positive voltage on CSCOMP (relative to CSREF) increases the output voltage and a negative voltage decreases it. Since the voltage between the CSA's CSCOMP and CSREF pins is inversely proportional to the output, current causes the output voltage to decrease an amount directly proportional to the increase in output, current, creating a droop or "Load Line." The ratio of output voltage decrease to output current increase is the effective  $R_0$  of the power supply and is set by the DC gain of the CSA.

# CURRENT CONTROL MODE AND THERMAL BALANCE

The FAN5033 has individual SW inputs for each phase. They are used to measure the voltage drop across the bottom FETs to determine the current in each phase. This information is combined with an internal ramp to create a current balancing feedback system. This gives good current balance accuracy that takes into account, not only the current, but also the thermal balance between the bottom FETs in each phase.

External resistors  $R_{SW1}$  through  $R_{SW3}$  can be placed in series with individual SW inputs to create an intentional current imbalance if desired, such as in cases where one phase has better cooling and can support higher

currents. It is best to have the ability to add these resistors in the initial design to ensure that placeholders are provided in the layout. To increase the current in a phase, increase  $R_{SW}$  for that phase. Even adding a resistor of a few hundred ohms can make a noticeable increase in current, so use small steps.

The amplitude of the internal ramp is set by a resistor connected between the input voltage and the RAMPADJ pin. This method also implements the Voltage Feed Forward function.

#### OUTPUT VOLTAGE DIFFERENTIAL SENSING

The FAN5033 uses differential sensing in conjunction with a high accuracy DAC and a low offset error amplifier to maintain a worst-case specification of  $\pm$ 7.7mV differential sensing accuracy over its specified operating range.

A high gain-bandwidth error amplifier is used for the voltage control loop. The voltage on the FB pin is compared to the DAC voltage to control the output voltage. The FB voltage is also effectively offset by the CSA output voltage for accurately positioning the output voltage as a function of current. The output of the error amplifier is the COMP pin, which is compared to the internal PWM ramps to create the PWM pulse widths.

The negative input (FB) is tied to the output sense location with a resistor ( $R_B$ ) and is used for sensing and controlling the output voltage at this point. Additionally a current source is connected internally to the FB pin, which causes a fixed DC current to flow through  $R_B$ . This current creates a fixed voltage drop (offset voltage) across  $R_B$ . The offset voltage adds to the sensed output voltage, which causes the error amp to regulate the actual output voltage lower than the programmed VID voltage by this amount. The main loop compensation is incorporated into the feedback by an external network connected between FB and COMP.

## DELAY TIMER

The delay times for the start-up timing sequence are set with a capacitor from the DELAY pin to ground, as described in the Start-Up Sequence section. In UVLO or when EN is logic low, the DELAY pin is held at ground. Once the UVLO and EN are asserted, a 15 $\mu$ A current flows out of the DELAY pin to charge C<sub>DLY</sub>. A comparator, with a threshold of 1.7V, monitors the DELAY pin voltage. The delay time is therefore set by the 15 $\mu$ A charging the delay capacitor from 0V to 1.7V. This DELAY pin is used for multiple delay timings (TD1, TD3, and TD5) during start-up. DELAY is also used for timing the current limit latch off as explained in the CURRENT LIMIT section.

## SOFT-START

The soft-start times for the output voltage are set with a capacitor from the SS pin to ground. After TD1 and the phase-detection cycle have been completed, the SS time (TD2 in Figure 8) starts. The SS pin is disconnected from GND and the capacitor is charged up to the 1.1V boot voltage by the SS amplifier, which has a limited output current of  $15\mu$ A. The voltage at the FB pin follows the ramping voltage on the SS pin, limiting

the inrush current during start-up. The soft-start time depends on the value of the boot voltage and  $C_{\rm SS}.$ 

Once the SS voltage is within 100mV of the boot voltage, the boot voltage delay time (TD3) is started. The end of the boot voltage delay time signals the beginning of the second soft-start time (TD4). The SS voltage changes from the boot voltage to the programmed VID DAC voltage (either higher or lower) using the SS amplifier with the limited output current of 15 $\mu$ A. The voltage of the FB pin follows the ramping voltage of the SS pin, limiting the inrush current during the transition from the boot voltage to the final DAC voltage. The second soft-start time depends on the boot voltage, the programmed VID DAC voltage, and C<sub>SS</sub>.

If either EN is taken low or  $V_{CC}$  drops below UVLO, DELAY and SS are reset to ground to be ready for another soft-start cycle. Figure 9 shows typical start-up waveforms for the FAN5033.




Figure 9: Start-up Waveforms

## CURRENT LIMIT, SHORT-CIRCUIT. AND LATCH-OFF PROTECTION

The FAN5033 compares a programmable current limit set point to the voltage from the output of the current sense amplifier. The current limit level is set with the resistor from the ILIMIT pin to ground. During operation, the voltage on ILIMIT is 1.7V. The current through the external resistor is internally scaled to give a current limit threshold of 10mV/ $\mu$ A. If the voltage between CSREF and CSCOMP rises above the current limit threshold, the internal current limit amplifier controls the internal COMP voltage to maintain the average output current at the limit.

After TD5 has completed, an over-current (OC) event starts a latch-off delay timer. The delay timer uses the DELAY pin timing capacitor. During current limit, the DELAY pin current is reduced to  $3.75 \ \mu$ A. When the voltage on the delay pin reaches 1.7V, the controller shuts down and latches off. The current limit latch-off delay time is therefore set by the current of  $3.75 \ \mu$ A charging the delay capacitor 1.7V. This delay is four times longer than the delay time during the start-up sequence. If there is a current limit during start-up, the FAN5033 goes through TD1 to TD5 in current limit and

starts the latch-off timer. Because the controller continues to operate during the latch-off delay time, if the OC is removed before the 1.7V threshold is reached, the controller returns to normal operation and the DELAY capacitor is reset to GND.

The latch-off function can be reset by cycling the supply voltage to the FAN5033 or by toggling the EN pin low for a short time. To disable the short-circuit latch-off function, an external resistor can be placed in parallel with  $C_{\text{DLY}}$  to prevent the DELAY capacitor from charging up to the 1.7V threshold. The addition of this resistor causes a slight increase in the delay times.

During start-up, when the output voltage is below 200mV, a secondary current limit is active. This secondary current limit clamps the internal COMP voltage at the PWM comparators to 1.5V. Typical overcurrent latch-off waveforms are shown in Figure 10.




Figure 10: Over-Current Latch-off Waveforms

#### DYNAMIC VID

The FAN5033 has the ability to dynamically change the VID inputs while the controller is running. This allows the output voltage to change while the supply is running and supplying current to the load. This is commonly referred to as VID on-the-fly (OTF). A VID OTF can occur under either light or heavy load conditions. The processor signals the controller by changing the VID inputs in multiple steps from the start code to the finish code. This change can be positive or negative.

When a VID input changes state, the FAN5033 detects the change and ignores the DAC inputs for a minimum of 200ns. This time prevents a false code due to logic skew while the eight VID inputs are changing. Additionally, the first VID change initiates the PWRGD and CROWBAR blanking functions for a minimum of 100µs to prevent a false PWRGD or CROWBAR event. Each VID change resets the internal timer.

#### POWER GOOD MONITORING

The power good comparator monitors the output voltage via the CSREF pin. The PWRGD pin is an open-drain output whose high level (when connected to a pull-up resistor) indicates that the output voltage is within the nominal limits specified based on the VID voltage setting. PWRGD goes low if the output voltage is outside of the specified range, if the VID DAC inputs are in no CPU mode, or whenever the EN pin is pulled low. PWRGD is blanked during a VID OTF event for a period of  $\sim$ 200µs to prevent false signals during the time the output is changing.

The PWRGD circuitry also incorporates an initial turn-on delay time (TD5) based on the DELAY timer. Prior to the SS voltage reaching the programmed VID DAC voltage of -100mV, the PWRGD pin is held low. Once the SS pin is within 100mV of the programmed DAC voltage, the capacitor on the DELAY pin begins to charge up. A comparator monitors the DELAY voltage and enables PWRGD when the voltage reaches 1.7V. The PWRGD delay time is therefore set by a current of 15 $\mu$ A charging a capacitor from 0V to 1.7V.

#### **OUTPUT CROWBAR**

As part of the protection for the load and output components of the supply, the PWM outputs are driven low (turning on the low-side MOSFETs) when the output voltage exceeds the upper crowbar threshold. This crowbar action stops once the output voltage falls below the release threshold of approximately 300mV.

Turning on the low-side MOSFETs pulls down the output as the reverse current builds up in the inductors. If the output over-voltage is due to a short in the high-side MOSFET, this action current-limits the input supply, protecting the microprocessor.

#### OUTPUT ENABLE AND UVLO

For the FAN5033 to begin switching, the input supply ( $V_{CC}$ ) to the controller must be higher than the UVLO threshold and the EN pin must be higher than its 0.85V threshold. This initiates a system start-up sequence. If either UVLO or EN is less than their respective thresholds, the FAN5033 is disabled, which holds the

PWM outputs low, discharges the DELAY and SS capacitors, and forces PWRGD and OD# signals low.

In the application circuit, the OD# pin should be connected to the OD# inputs of the FAN5009 or FAN5109 drivers. Pulling OD# low disables the drivers such that both DRVH and DRVL are driven low. This turns off the bottom MOSFETs to prevent them from discharging the output capacitors through the output inductors. If the bottom MOSFETs were left on, the output capacitors could ring with the output inductors and produce a negative output voltage to the processor.




Figure 11: Typical NTC Resistance vs. Temperature


## **Application Section**

## Instructions

The purpose of this Mathcad program is to cover design and optimization of the control design that is very important for the FAN5029/31/32/33 based multiphase VR design in order to meet critical dynamic performance requirements. This Mathcad program is available from Fairchild upon request, and feel free to contact us should you have any questions.

Highlight regions, such as Vin := 12 are required input fields.

## Input Parameters



$$\begin{aligned} r_{-} = \ln \left(\frac{\max}{\min}\right) & A_{1} := \min e^{i\frac{\pi}{n}} \quad j := \sqrt{-1} \\ \hline \\ \textbf{Open Loop Transfer Function Definition} \\ sz1 := \frac{1}{RcC} & fr1 := \frac{sz1}{2.\pi} & fr1 = 4.060 \times 10^{4} & Output bulk capacitor ESR zero (Hz) \\ sz2 := \frac{1}{Rc2.C2} & fr2 := \frac{sz2}{2.\pi} & fr2 = 5.305 \times 10^{6} & Output ceramic capacitor ESR zero (Hz) \\ wo := \frac{1}{\sqrt{LC}} & fo := \frac{wo}{2.\pi} & fo = 4.756 \times 10^{3} & Open loop power stage double poles (Hz) \\ Q(Ro) := \frac{1}{wo} \frac{1}{\left(\frac{L}{Ro}\right) + C.Rc} & Q(Ro) = 1.704 & Open loop power stage damping factor \\ \hline \\ \textbf{Open-Loop Control-to-Output Transfer Function F2(s) \\ A_{0}(Ro) := Rc.Rc2 C C C 1 + \frac{L}{Ro} (Rc C + Rc2 C 2) + L (C + C 2) \\ B(Ro) := \frac{L}{Ro} \cdot Rc 2C - C 2 + L C - C 2 (Rc + Rc 2) \\ F2(s, Ro) := Vin - \frac{(1 + sRc C) \cdot (1 + sRc2 C 2)}{1 + s \left(Rc C + Rc2 C 2) + \frac{L}{Ro}\right) + s^{2} \cdot A(Ro) + s^{3} \cdot B(Ro) \\ magF2(i, Ro) := 20 \left(\log\left[|F2(s_{1} + 2 \cdot \pi, Ro|)|\right)\right) \\ plaseF2(i, Ro) := angle (Re(F2(s_{1} + 2 \cdot \pi, Ro))) \cdot Im(F2(s_{1} + 2 \cdot \pi, Ro)))) \frac{180}{\pi} - 360 \\ coef := \left(\frac{1}{Rc C + Rc2 C 2} + \frac{L}{Ro}\right) \qquad polynoot(coef) = \left(\frac{-3.202 \times 10^{6}}{-7.630 \times 10^{3} - 2.702i \times 10^{4}} \\ -7.630 \times 10^{3} - 2.702i \times 10^{4} \\ -7.630 \times 10^{3} + 2.702i \times 10^{4} \\ B(Ro) := \frac{RL (1 + sRc C (1 + sRc 2 C 2) \left(1 + s \frac{L}{RL}\right)}{1 + s \left(Rc C + Rc 2 \cdot C 2 + \frac{L}{Ro}\right) + s^{2} \cdot A(Ro) + s^{3} \cdot B(Ro)} \qquad magF2(217, Ro) = -151.560 \\ magZp(i, Ro) := 20 \left(\log(|Zp(s_{1} - 2 \cdot \pi, Ro)|)\right) \\ plaseZp(i, Ro) := 20 \left(\log(|Zp(s_{1} - 2 \cdot \pi, Ro)|)\right) \\ plaseZp(i, Ro) := 20 \left(\log(|Zp(s_{1} - 2 \cdot \pi, Ro)|)\right) \\ plaseZp(i, Ro) := 20 \left(\log(|Zp(s_{1} - 2 \cdot \pi, Ro)|)\right) \\ plaseZp(i, Ro) := 20 \left(\log(|Zp(s_{1} - 2 \cdot \pi, Ro)|)\right) \\ plaseZp(i, Ro) := 20 \left(\log(|Zp(s_{1} - 2 \cdot \pi, Ro)|)\right) \\ plaseZp(i, Ro) := 20 \left(\log(|Zp(s_{1} - 2 \cdot \pi, Ro)|)\right) \\ plaseZp(i, Ro) := 20 \left(\log(|Zp(s_{1} - 2 \cdot \pi, Ro)|)\right) \\ plaseZp(i, Ro) := 20 \left(\log(|Zp(s_{1} - 2 \cdot \pi, Ro)|)\right) \\ plaseZp(i, Ro) := 20 \left(\log(|Zp(s_{1} - 2 \cdot \pi, Ro)|)\right) \\ plaseZp(i, Ro) := 20 \left(\log(|Rz(s_{1} - 2 \cdot \pi, Ro)|)\right) \\ plaseZp(i, Ro) := 20 \left(\log(|Rz(s_{1} - 2 \cdot \pi, Ro)|)\right) \\ plaseZp(i, Ro) := 20 \left(\log(|Rz(s_{1} - 2 \cdot \pi, Ro)|)\right$$

$$s \cdot L + RL + \frac{s \cdot C}{1 + s \cdot Rc \cdot C} + \frac{s \cdot C2}{1 + s \cdot Rc 2 \cdot C2} + \frac{1}{Ro}$$

$$magF4(i, Ro) := 20 \cdot \left( log \left( \left| F4\left(s_{i}^{-}j \cdot 2 \cdot \pi, Ro\right) \right| \right) \right)$$

$$phaseF4(i, Ro) := angle \left( Re \left( F4\left(s_{i}^{-}j \cdot 2 \cdot \pi, Ro\right) \right), Im \left( F4\left(s_{i}^{-}j \cdot 2 \cdot \pi, Ro\right) \right) \right) \cdot \frac{180}{\pi} - 0$$

## Voltage Compensator Gain Fv(s)

For most of applications using electrolytic type dominant output capacitors, a 2-pole-1-zero compensator, consisting of R2, R3, C2, and C3 as shown in below, is sufficient to meet the VR dynamic requirements. However a placeholder for a 3-pole-2-zero compensator is always recommended in the PCB layout, in order to have a little flexibility to fine tune the VR performance.

For ceramic types of output capacitor dominant applications, a 3-pole-2-zero compensator is usually mandatory.

In this design example, electrolytic type dominant output capacitors are used.

The compensator design adopts an interactive approach. In such a condition, one can optimize the control design by interactive tuning the compensator parameters through a few iterations.

As a good starting point, select the compensator zero to be around  $1.5 \sim 3.5$ X open loop power stage double poles, and select the high frequency pole to be around  $0.8 \sim 2.5$ X per phase switching frequency. The compensator high frequency pole is placed in order to filter out high frequency switching noise. It's not recommended to place it too close to the control bandwidth. Use the DC gain of  $_{\odot}$ I to adjust the control bandwidth. It's quite important to note that the

compensator zero and DC gain are critical parameters, and need to be fine tuned in interactive manner through a few iterations of this program.

fzc1 := 12.10  $\omega zc1 := 2 \cdot \pi \cdot fzc1$ fzc2 := 15.10<sup>13</sup>  $\omega zc2 := 2 \cdot \pi \cdot fzc2$  Place the compensator zero to cancel the power stage pole (1.5 ~ 3.5X open loop power stage double poles) (Hz)

To cancel the power stage pole (Hz)

fpc1 := 80-10<sup>3</sup>

To be placed around 0.8 ~ 2.5X the per phase switching frequency (Hz)

 $\omega pcl := 2 \cdot \pi \cdot fpcl$ fpc2 := 57.10<sup>13</sup>

To cancel the lower power stage esr zero (Hz)

ωpc2 := 2π-fpc2 aI:= 1.5-10<sup>6</sup>

Cross over freq. adjustment

$$Fv(s) := \frac{\omega I \cdot \left(1 + \frac{s}{\omega z c1}\right) \cdot \left(1 + \frac{s}{\omega z c2}\right)}{s \cdot \left(1 + \frac{s}{\omega p c1}\right) \left(1 + \frac{s}{\omega p c2}\right)}$$

Input the 1% feedback resistor (Rfb) first. Instructions of how to calculate Rfb can be found in the Appendix at the end of this file.


Input R2 (Rfb - 1% resistor) here (ohm) See Appendix section for how to calculate Rfb.


C2  $\frac{1}{R3 \cdot C3} = \omega zc1$ Given **C**3 R3 C1 R1  $\frac{1}{(R1 + R2) \cdot C1} = \omega zc^2$ ላለላ  $\frac{1}{R_3 \cdot C_2 \cdot C_3}(C_2 + C_3) = \omega pc_1$  $\frac{1}{R1 \cdot C1} = \omega pc2$  $\frac{1}{R2 \cdot (C2 + C3)} = \omega I$ Vref Calculated C1 (F) (.64612707069349998572e-18) .82644628099173553719e-10 Calculated C2 (F) Find(C1,C2,C3,R1,R3) → .46831955922865013774e-9 Calculated C3 (F) 432.14285714285714286 Calculated R1 (ohm) 28320.217814881375924 Calculated R3 (ohm)

Select the closed 1% resistors, and NPO or X7R types of capacitors as the compensator elements. If the above calculated value is either less than 1pF or negative, these components are not necessary. It's a good practice to have at least 10pF capacitance for C2.

Select:

C2. c2.10<sup>-12</sup>
Input capacitance closing to the above calculated compensator value (E)






m-<u>r</u> Guess: m:= 300 Given 20-\log\|T2 m := round(Find(m)) m = 321.000  $s_{\rm m} = 4.027 \times 10^4$ fcrossT2 := s T2 Crossover Frequency: PmarginT2 := 0 + phaseT2(m,Ro) T2 Phase Margin:

Droop Loop Gain Tdrp

Ridrp := RL

Droop current sense resistance = Inductor DCR / Number of Phase

Input the following droop amplifier component values for Rcs, Rph, and Ccs. Please see the Appendix section at the end of the file for instructions of how to calculate these component values.





To simplify the analysis, let's assume that the droop amplifier time constant Rcs\*Ccs exactly matches the inductor time constant L/RL. Then the above equation can be reduced to a simple gain.

$$Fdrp(s) := \frac{Rcs}{Rph}$$
  
Tdrp(s, Ro) := F4(s, Ro)·Ridro·Fdrp(s)·(1 + Fv(s))·Fm(Mc)


 $magTdrp(i, Ro) := 20 \cdot (log(|Tdrp(s_i \cdot j \cdot 2 \cdot \pi, Ro)|))$ 

phaseTdrp(i, Ro) := angle(Re(Tdrp( $s_i \cdot j \cdot 2 \cdot \pi, Ro$ )), Im(Tdrp( $s_i \cdot j \cdot 2 \cdot \pi, Ro$ ))) $\cdot \frac{180}{\pi} - 360$ 







If the compensator zero is properly placed, the closed outer loop gain T3 will look like the following plot with -1 (-20dB/decade) slope. In this case, keep going on, and check the closed loop output impedance plot in the following section to ensure good dynamic performance. As a rule of thumb, there's no need for the closed outer loop bandwidth to be higher than the bulk capacitor ESR zero frequency.




If the compensator zero is placed too high, the following T3 behavior will show up (left picture). The zero has to be moved to lower frequency. On the contrary, if the compensator zero is placed too low, the outer loop gain plot will look like the following right picture, and the zero has to be moved to higher frequency. Tune the zero placement until the closed outer loop gain has -1 (-20dB/decade) slope. Improper placement of the compensator zero can also affect the closed output impedance.





## Close Loop Output Impedance with Droop ZocL


$$\begin{split} ZocL(s,Ro) &:= \frac{Zp(s,Ro) \cdot (1+Ti(s,Ro)+Tdrp(s,Ro)) + \frac{F2(s,Ro) \cdot F5(s,Ro) \cdot (Ti(s,Ro)+Tdrp(s,Ro))}{F4(s,Ro)}}{1+Ti(s,Ro)+Tv(s,Ro)+Tdrp(s,Ro)} \\ magZocL(i,Ro) &:= 20 \cdot \left( log \left( \left| ZocL\left(s_i \cdot j \cdot 2 \cdot \pi, Ro\right) \right| \right) \right) \\ phaseZocL(i,Ro) &:= angle \left( Re \left( ZocL\left(s_i \cdot j \cdot 2 \cdot \pi, Ro\right) \right) \right) Im \left( ZocL\left(s_i \cdot j \cdot 2 \cdot \pi, Ro\right) \right) \right) \\ \frac{180}{\pi} - 0 \\ phaseZocL(i,Ro) &:= phaseZocL(i,Ro) & if phaseZocL(i,Ro) < 180 \\ phaseZocL(i,Ro) &:= log (radius - 260) \\ phaseZocL(i,Ro) &:= log (radiu$$




The ideal magnitude of the closed loop output impedance plot should be close to the following plot. Constant impedance at low frequency, and monotonic close to or above the closed loop control bandwidth.


-78 1-08 <sup>3</sup>	1.104	1.102	1-08
7			
-6			
-11			
-50			

If the magnitude of the closed loop output impedance has an upward bump as shown in the following left picture, the closed loop control bandwidth is too low. As a result, during load transient response, the output voltage has delayed response as shown in the below right picture. In such a case, go back to the voltage compensator section and increase the compensator DC gain to extend the control bandwidth until the monotonic like output impedance plot is achieved.





On the contrary, if the magnitude of the closed loop output impedance has an downward bump as shown in the following left picture, the closed loop control bandwidth is too high. During load transient response, the output voltage ends up with a big ringing back (which may violate the VR specifications) as shown in the below right picture. In such a situation, go back to the voltage compensator section and decrease the compensator DC gain until the monotonic like output impedance plot is achieved.



Exercise the compensator zero placement and its DC gain in an interactive manner and run some iterations until achieving satisfactory -1 (-20dB/decade) closed loop outer loop gain and monotonic like closed loop output impedance.


Change the input voltage to low and high lines, and check the stability in these corner conditions. Minor adjustment / compromise may be necessary if having problem at high / low lines.

Once the paper design is done by running this program, one can start bench test. However, before measuring the loop gain on bench, the following procedures and test items have to be done and satisfied, since any of the following listed factors can shift / distort the outer loop gain Bode plot. Please see the Appendix for the droop amplifier and its component designation.

Step 1. Tune phase current balance until the load current is roughly equally distributed among phases;

Step 2. Tune the thermister temperature compensation by trimming Rcs2 (in general) to ensure that the output voltage doesn't change at TDC and given airflow, if any, from the system; Step 3. Tune the load line slope to meet the VR specifications by trimming Rph resistance; Step 4. Tune droop amplifier component Ccs to match the inductor and its DCR time constant;


With regard to Step 4, since the inductor time constant L/RL is long, one can tune the droop amplifier Rcs\*Ccs time constant through an electronic load instead of VTT types of loads. First set the electronic load to constant current and dynamic mode with slew rate at 1A/us or above, and set the load step from light load to half ~ full load. Zoom in and monitor the output voltage response to the electronic load step changing. If the output has an over shoot to the load step change, increase the Ccs slightly. Similarly, if the output shows over damped response, decrease the Ccs slightly. Since it's little hard to justify the output response at over damped conditions, to simplify the tuning, it's recommended to start with a small Ccs (under damped), and slightly increase it until observe critical damped response. Since there are only limited standard capacitor values available, select the higher capacitor rather than lower one if has to compromise. As long as the output has a critical damped response to a load step change, the Ccs is the correct value to use to match the L/RL time constant.



## Inductor DCR Temperature Compensation

In FAN5029/31/32/33 VR design, the inductor winding is used as the current sense element to program the load line. Since the copper resistance of the inductor winding (DCR) has a positive temperature coefficient of 0.39%/°C, it's necessary to compensate the DCR variation due to temperature changing by using a thermistor for better current sense / load line accuracy.

Due to the nonlinear nature of a NTC thermistor, resistors Rcs1 and Rcs2 are required to linearize the NTC thermistor resistance and produce desired compensation strength.



\* Please see datasheet [1] and [2] for detailed description of this drawing

Select a NTC to be used based on type and value. Since we do not have a value yet, start with a thermistor with a value close to Rcs. The NTC should also have an initial tolerance of better than 5%.

TC := 0.39%

Copper temperature coefficient



### Input desired Rcs resistance (ohm)


Based on the type of NTC selected, find its relative resistance value at two temperature. The two temperature recommended are 50°C and 90°C. We will call these resistance values A (Rth(50°C)/Rth(25°C)) and B (Rth(90°C)/Rth(25°C)). Note that the NTC's relative value is always 1 at 25°C.


 $I_{L} := 50$   $I_{Z} := 90$ Rth := 100-10<sup>3</sup>  $A_{c} := 0.2954$   $B_{c} := 0.05684$  $B_{c} := 0.007481$ 


Input an initial thermistor value at 25degC (ohm) (Panasonic, ERT-J1V V104J) A = Rth50/25 B = Rth90/25


Find the relative value of Rcs required for each of these temperature.


$$rl := \frac{1}{1 + TC \cdot (T1 - 25)}$$
  $rl = 0.911$ 











## LAYOUT AND COMPONENT PLACEMENT

The following guidelines are recommended for optimal performance of a switching regulator in a PC system.

#### **General Recommendations**

For good results, a PCB with at least four layers is recommended. This should allow the needed versatility for control circuitry interconnections with optimal placement, power planes for ground, input and output power, and wide interconnection traces in the remainder of the power delivery current paths. Keep in mind that each square unit of 1 ounce copper trace has a resistance of ~0.53m\Omega at room temperature.

Whenever high currents must be routed between PCB layers, vias should be used liberally to create several parallel current paths so that the resistance and inductance introduced by these current paths is minimized and the via current rating is not exceeded.

If critical signal lines (including the output voltage sense lines of the FAN5033) must cross through power circuitry, it is best if a signal ground plane can be interposed between those signal lines and the traces of the power circuitry. This serves as a shield to minimize noise injection into the signals at the expense of making signal ground a bit noisier.

An analog ground plane should be used around and under the FAN5033 as a reference for the components associated with the controller. This plane should be tied to the nearest output decoupling capacitor ground and should not be tied to any other power circuitry to prevent power currents from flowing in it.

The components around the FAN5033 should be located close to the controller with short traces. The most important traces to keep short and away from other traces are the FB and CSSUM pins. The output capacitors should be connected as close as possible to the load (or connector); for example, a microprocessor core, that receives the power. If the load is distributed, the capacitors should also be distributed and be in proportion to where the load tends to be more dynamic.

Avoid crossing any signal lines over the switching power path loop, described in the following section.

## **Power Circuitry Recommendations**

The switching power path should be routed on the PCB to encompass the shortest possible length to minimize radiated switching noise energy (i.e., EMI) and conduction losses in the board. Failure to take proper precautions results in EMI problems for the entire PC system as well as noise-related operational problems in the power converter control circuitry. The switching power path is the loop formed by the current path through the input capacitors and the power MOSFETs, including all interconnecting PCB traces and planes. Using short and wide interconnection traces is especially critical in this path for two reasons: it minimizes the inductance in the switching loop, which can cause high-energy ringing, and it accommodates the high-current demand with minimal voltage loss.

Whenever a power dissipating component, such as a power MOSFET, is soldered to a PCB, the liberal use of vias, both directly on the mounting pad and immediately surrounding it, is recommended. Two important reasons for this are improved current rating through the vias and improved thermal performance from vias extended to the opposite side of the PCB, where a plane can more readily transfer the heat to the air. Make a mirror image of any pad being used to heatsink the MOSFETs on the opposite side of the PCB to achieve the best thermal dissipation to the air around the board. To further improve thermal performance, use the largest possible pad area.


The output power path should also be routed to encompass a short distance. The output power path is formed by the current path through the inductor, the output capacitors, and the load.

For best EMI containment, a solid power ground plane should be used as one of the inner layers, extending fully under all the power components.

## Signal Circuitry Recommendations

The output voltage is sensed and regulated between the FB pin and the FBRTN pin, which connect to the signal ground at the load. To avoid differential mode noise pickup in the sensed signal, the loop area should be small. The FB and FBRTN traces should be routed adjacent to each other on top of the power ground plane back to the controller.

The feedback traces from the switch nodes should be connected as close as possible to the inductor. The CSREF signal should be connected to the output voltage at the nearest inductor to the controller.



#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ ActiveArray™	GlobalOptoisolator™ GTO™	OCXPro™ OPTOLOGIC <sup>®</sup>	μSerDes™ SILENT SWITCHER <sup>®</sup>	TinyBoost™ TinyBuck™
Bottomless™	HiSeC™	OPTOPLANAR™	SMART START™	TinyLogic <sup>®</sup>
Build it Now™	I <sup>2</sup> C™	PACMAN™	SPM™	TINYOPTO™
CoolFET™	<i>i-Lo</i> ™	POP™	Stealth™	TinyPower™
CROSSVOLT™	ImpliedDisconnect™	Power247™	SuperFET™	TinyPWM™
DOME™	IntelliMAX™	PowerEdge™	SuperSOT™-3	TruTranslation™
EcoSPARK™	ISOPLANAR™	PowerSaver™	SuperSOT™-6	UHC <sup>®</sup>
E <sup>2</sup> CMOS™	LittleFET™	PowerTrench <sup>®</sup>	SuperSOT™-8	UniFET™
EnSigna™	MICROCOUPLER™	QFET <sup>®</sup>	SyncFET™	VCX™
FACT <sup>®</sup>	MicroFET™	QS™	TCM™	Wire™
FACT Quiet Series™	MicroPak™	QT Optoelectronics™		
FAST <sup>®</sup>	MICROWIRE™	Quiet Series™		
FASTr™	MSX™	RapidConfigure™	Across the board. Around the world.™	
FPS™	MSXPro™	RapidConnect™	Programmable Active Droop™	
FRFET™	OCX™	ScalarPump™	The Power Franchise <sup>®</sup>	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### Definition of Terms

Datasheet Identification	Product Status	Definition	
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.	
No Identification Needed	Full Production	ull Production This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.	
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is print for reference information only.	

Rev. 122