

June 2007

# FAN50FC3 — 8-Bit Programmable, 2- to 3-Phase FastvCore™ Buck Controller

#### **Features**

- FastvCore<sup>™</sup> nonlinear control for fast transient and to minimizes the number of output caps required
- Selectable 2- or 3-phase operation at up to 1MHz per phase
- ±7.7mV worst-case differential sensing error over temperature
- Active current balancing between output phases
- Power Good and Crowbar blanking supports on-the-fly VID code changes
- 0.5V to 1.6V output
- Usable for Intel<sup>®</sup> VR10 and VR11 designs
- Selectable VR10 extended (7-bit) and VR11 (8-bit) VID tables
- Programmable soft-start ramp
- Programmable short-circuit protection and latch-off delay

#### **Applications**

- Desktop PC/Server processor power supplies for existing and next-generation Intel<sup>®</sup> processors
- VRM modules

## **Related Applications Notes**

AN-6052 — Instructions for the Multi-Phase VR11 MathCad® Design Tool

## Description

The FAN50FC3 device is a multi-phase buck switching regulator controller optimized to convert a 12V input supply to the processor core voltage required by high-performance Intel® processors. It has an internal, 8-bit DAC that converts a digital voltage identification (VID) code sent from the processor, to set the output voltage between 0.5V and 1.6V in 6.25mV steps. It outputs PWM signals to external MOSFET drivers that drive the switching power MOSFETs. The switching frequency of the design is programmable by a single resistor value and the number of phases can be programmed to support 2- or 3-phase applications.

The FAN50FC3 also includes programmable no-load offset and droop functions to adjust the output voltage as a function of the load current, as required by the Intel® specifications. The FAN50FC3 also provides an accurate and reliable short-circuit protection function with an adjustable over-current set point.

FastvCore™ technology greatly improves the fast transient response required by today's high-performance processors. This allows fewer output capacitors to be used in the application.

The FAN50FC3 is specified over the commercial temperature range of 0°C to +85°C and is available in a 32-lead MLP package.

## Ordering Information

Part Number	Pb-Free	Operating Temperature Range	Package	Packing Method
FAN50FC3MPX	Yes	0 to 85°C	32-Lead, Molded Leadless Package (MLP)	Tape and Reel

## **Block Diagram** VCC RT RAMPADJ UVLO OSCILLATOR SHUT DOWN $\overline{\mathsf{OD}}$ & BIAS SET GND PWM1 RESET Threshold CURRENT BALANCE CIRCUIT PWM2 RESET ΕN PWM3 RESET DAC + OVP 2/3 PHASE LOGIC DAC - UVP CROWBAR CURRENT LIMIT DELAY **PWRGD** SW1 SW2 SW3 VOSADJ CSCOMP ILIMIT CURRENT LIMIT **CSREF** CIRCUIT DELAY CSSUM COMP PRECISION REFERENCE FBRTN START UP CONTROL **BOOT CONTROL** VID DAC **VIDSEL** SS VID7 VID6 VID5 VID4 VID3 VID2 VID1 VID0 Figure 1. Block Diagram

## **Pin Assignments**




Figure 2. Pin Assignments

#### **Pin Definitions**

Pin#	Name	Description
1	EN	<b>Power Supply Enable Input</b> . Analog comparator input with hysteresis. If the input voltage is higher than the internal threshold, the controller is enabled; if lower, the controller is disabled.
2	PWRGD	<b>Power Good Output</b> . Open-drain output that pulls to GND when the output voltage is outside the proper operating range.
3	FBRTN	<b>Feedback Return</b> . VID DAC and error amplifier reference for remote sensing output voltage.
4	FB	<b>Feedback Input</b> . Error amplifier input for remote sensing output voltage. A positive internal current source is connected to this pin to allow the output voltage to be offset lower than the DAC voltage.
5	COMP	Error Amplifier Output. For loop compensation.
6	SS	<b>Soft-Start Input</b> . An external capacitor connected between this pin and GND sets the soft-start ramp-up time.
7	DELAY	<b>Delay Timer Input</b> . An external capacitor connected between this pin and GND sets the over-current latch-off delay time, BOOT voltage hold time, EN delay time, and PWRGD delay time.
8	ILIMIT	<b>Current Limit Set</b> . An external resistor from this pin to GND sets the current limit threshold of the converter.
9	RT	<b>Frequency Set Input</b> . An external resistor connected between this pin and GND sets the oscillator frequency of the device.
10	RAMPADJ	PWM Ramp Set Input. An external resistor connected between this pin and the converter input voltage sets the internal PWM ramp.
11	CSREF	Current-Sense Amplifier Positive Input. The voltage on this pin is used as the reference for the current-sense amplifier. The Power Good and Crowbar functions are internally connected to this pin.
12	CSSUM	Current-Sense Amplifier Negative Input.
13	CSCOMP	Current-Sense Amplifier Compensation Output.

## Pin Definitions (Continued)

14	GND	<b>Ground</b> . Biasing and logic output signals of the device are referenced to this ground.
15	OD#	Output Disable. This pin is actively pulled LOW when the EN input is low or when $V_{\text{CC}}$ is below the UVLO threshold, to disable the external MOSFET drivers.
16	VOSADJ	FastvCore™ V <sub>OS</sub> Adjustment Input. This signal is used as a control input for the FastvCore™ circuit.
17 to 19	SW3 to SW1	Switching Node Current Balance Inputs. Sense the switching side of the inductor and used to measure the current level in each phase. The SW pins of unused phases should be left open.
20 to 22	PWM3 to PWM1	<b>PWM Outputs</b> . Each output is connected to the input of an external MOSFET driver, such as the FAN5109. Connecting the PWM3 output to $V_{\rm CC}$ disables that phase, allowing the FAN50FC3 to operate as a 2-phase controller.
23	VCC	Supply Voltage.
24 to 31	VID7 to VID0	Voltage Identification Code Inputs. These digital inputs are connected to the internal DAC and used to program the output voltage. These pins have 1µA internal pull-down; if they are left open, the input state is decoded as logic LOW.
32	VIDSEL	VID Table Select Input. A logic LOW selects the extended VR10 DAC table and a logic HIGH selects the VR11 DAC table. This pin has a 1μA internal pull-down; if left open, the input state is decoded as logic LOW.
	Exposed Paddle	Internally Connected to Die Ground. May be connected to ground or left floating. Connect to ground for lowest package thermal resistance.

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
	Supply Voltage, VCC	-0.3	+15	V
	FBRTN	-0.3	+0.3	V
	RAMPADJ, PWM3	-0.3	V <sub>CC</sub> +0.3	V
	SW1 – SW3	-10	+25	V
	All Other Inputs and Outputs	-0.3	+5.5	V
TJ	Operating Junction Temperature	0	+125	°C
T <sub>STG</sub>	Storage Temperature	-65	+150	°C
T <sub>LS</sub>	Lead Soldering Temperature (10 Seconds)		300	°C
T <sub>LI</sub>	Lead Infrared Temperature (15 Seconds)		260	°C
$\theta_{JA}$	Thermal Resistance, Junction-to-Ambient <sup>(1)</sup>		45	°C/W

#### Note:

 Junction-to-ambient thermal resistance, θ<sub>JA</sub>, is a strong function of PCB material, board thickness, thickness and number of copper planes, number of via used, diameter of via used, available copper surface, and attached heat sink characteristics.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	VCC to GND	9.6	12.0	14.4	V
T <sub>A</sub>	Ambient Temperature		0	7.A.	+85	°C

## **Electrical Characteristics**

 $V_{CC}$  = 12V, FBRTN = GND, and  $T_A$  = +25°C. The • denotes specifications which apply over the full operating temperature range.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
Error Am	plifier		<u> </u>	Į	1	1	
$V_{COMP}$	Output Voltage Range		•	0.5		4.0	V
$V_{FB}$	Accuracy	Relative to nominal DAC output, referenced to FBRTN. (see Figure 3)	•	-7.7		+7.7	mV
V <sub>FB(BOOT)</sub>	Accuracy	VRM11 VID Range: 1.00625V to 1.60000V During Start-up		1.092	1.100	1.108	V
	Load Line Droop Accuracy	CSREF-CSCOMP= 80mV (see Figure 5)	•	-78	-80	-82	mV
	Differential Non-Linearity		•	-1		+1	LSB
$\Delta V_{FB}$	Line Regulation	V <sub>CC</sub> =10V to 14V			0.05		%
I <sub>FB</sub>	Input Bias Current		•	13.5	15	16.5	μΑ
I <sub>FBRTN</sub>	FBRTN Current		•		70	95	μΑ
I <sub>O(ERR)</sub>	Output Current	FB forced to V <sub>OUT</sub> -3%			500		μΑ
GBW <sub>(ERR)</sub>	Gain Bandwidth Product	$COMP = FB^{(3)}$			20		MHz
	Slew Rate	$COMP = FB^{(3)}$			25		V/µs
V <sub>CSCOMP</sub>	CSCOMP Voltage Range	Relative to CSREF	•	-250		+250	-
t <sub>BOOT</sub>	BOOT Voltage Hold Time	C <sub>DELAY</sub> = 10nF			2		ms
	ts and VIDSEL		<u> </u>	<u> </u>	1		<u> </u>
$V_{IL(VID)}$	Input Low Voltage	VIDx, VIDSEL	•			0.4	V
V <sub>IH(VID)</sub>	Input High Voltage	VIDx, VIDSEL	•	0.8		3.3	V
V <sub>IL(VID)</sub>	Select VR10 Table	VIDSEL Logic LOW				0.4	V
V <sub>IH(VID)</sub>	Select VR11 Table	VIDSEL Logic HIGH		0.8		3.3	V
I <sub>IN(VID)</sub>	Input Current, VID Low				-1		μA
t <sub>DLY(VID)</sub>	VID Transition Delay Time	VID code change to FB change <sup>(3)</sup>	•	200			ns
t <sub>DLY(CPU)</sub>	No CPU Detection Turn-off Delay Time	VID code change to off state to PWM going LOW <sup>(3)</sup>	•	200			ns
Oscillato			<u> </u>				
f <sub>OSC</sub>	Frequency		•	0.25		4.50	MHz
f <sub>PHASE</sub>	Frequency Variation	T <sub>A</sub> = 25C, R <sub>T</sub> = 200K, 3-phase		-20%	400	20%	kHz
V <sub>RT</sub>	Output Voltage	$R_T = 100k\Omega$ to GND	•	1.9	2.0	2.1	V
V <sub>RAMPADJ</sub>	RAMPADJ Output Voltage	$V_{RAMPADJ} = V_{DAC} + 2k\Omega * (V_{CC} - V_{DAC}) / (R_{RAMPADJ} + 2k\Omega)$	•	-50		+50	mV
I <sub>RAMPADJ</sub>	RAMPADJ Input Current Range			1		50	μA
Current-S	Sense Amplifier						
V <sub>OS(CSA)</sub>	Offset Voltage	CSSUM – CSREF (see Figure 4)	•	-1.0		+1.0	mV
I <sub>BIAS(CSSUM)</sub>	Input Bias Current (for CSSUM)		•	-50		+50	nA
I <sub>BIAS(CSREF)</sub>	Input Current (for CSREF)	Current drawn by CSREF Pin	•	-3		+3	μΑ
GBW <sub>(CSA)</sub>		CSSUM = CSCOMP <sup>(3)</sup>			10		MHz
, ,	Slew Rate	$C_{CSCOMP} = 10pF^{(3)}$			10		V/µs
V <sub>CSACM</sub>	Input Common-Mode Range	CSSUM and CSREF	•	0		3.2	V

## **Electrical Characteristics** (Continued)

 $V_{\text{CC}}$  = 12V, FBRTN = GND, and  $T_{\text{A}}$  = +25°C. The  $\bullet$  denotes specifications which apply over the full operating temperature range.

Symbol	Parameter Conditions			Min.	Тур.	Max.	Unit
Current-Sens	e Amplifier (Continued)						•
	Output Voltage Range		•	0.05		3.20	V
I <sub>CSCOMP</sub>	Output Current				1		mA
Current Balar	nce Circuit				-		
$V_{SW(x)CM}$	Common Mode Range <sup>(3)</sup>		•	-600		+200	mV
R <sub>SW(x)</sub>	Input Resistance	SW(x) = 0V	•	35	50	65	kΩ
I <sub>SW(x)</sub>	Input Current	SW(x) = 0V	•	1.6	3.3	5.0	μA
$\Delta I_{SW(x)}$	Input Current Matching	SW(x) = 0V	•	-5		+5	%
Current Limit	Comparator						•
V <sub>ILIMIT</sub>	Output Voltage	$R_{ILIMT} = 143k\Omega$	•	1.6	1.7	1.8	V
I <sub>ILIMIT</sub>	Output Current	$R_{ILIMT} = 143k\Omega$			12		μA
	Maximum Output Current		•	60			μA
$V_{CL}$	Current Limit Threshold Voltage	$V_{CSREF} - V_{CSCOMP}$ , $R_{ILIMT} = 143k\Omega$	•	100	120	140	mV
	Current Limit Setting Ratio	V <sub>CL</sub> / I <sub>ILIMT</sub>			10		mV/μA
Delay Timer	7						•
I <sub>DELAY</sub>	Normal Mode Output Current		•	12	15	18	μA
I <sub>DELAY(CL)</sub>	Output Current in Current Limit		•	3.00	3.75	4.50	μA
$V_{\text{DELAY(TH)}}$	Threshold Voltage		•	1.6	1.7	1.8	V
Soft-Start					•		
I <sub>(SS)</sub>	Output Current	During Start-up	•	12	15	18	μA
Enable Input			7				•
$V_{TH(EN)}$	Threshold Voltage		•	800	850	900	mV
V <sub>HYS(EN)</sub>	Threshold Hysteresis		•	80	100	130	mV
I <sub>IN(EN)</sub>	Enable Input Current				1		μA
t <sub>DELAY(EN)</sub>	Turn-On Delay	Start-up sequence, EN>950mV, C <sub>DELAY</sub> = 10nF			2		ms
#OD Output							
$V_{OL(ODB)}$	Output Voltage LOW	I <sub>PWM(SINK)</sub> = 400μA	•		160	400	mV
V <sub>OH(ODB)</sub>	Output Voltage HIGH	I <sub>PWM(SOURCE)</sub> = 400μA	•	4	5		V
Power-Good	Comparator						
$V_{PWRGD(UV)}$	Under-Voltage Threshold	Relative to Nominal DAC Output	•	-300	-250	-200	mV
V <sub>PWRGD(OV)</sub>	Over-Voltage Threshold	Relative to Nominal DAC Output	•	100	150	200	mV
V <sub>OL(PWRGD)</sub>	Output Low Voltage	I <sub>PWRGD(SINK)</sub> = -4mA	•		200	300	mV
t1 <sub>PG(DLY)</sub>	Power Good Delay Time 1	Start-up Sequence; C <sub>DELAY</sub> = 10nF; Power Good Blanking Time			2		ms
t2 <sub>PG(DLY)</sub>	Power Good Delay Time 2	VID Code Changing; C <sub>DELAY</sub> = 10nF; Power Good Blanking Time		100	250		μs
t3 <sub>PG(DLY)</sub>	Power Good Delay Time 3 <sup>(3)</sup>	VID Code Static; C <sub>DELAY</sub> = 10nF; Power Good Blanking Time	•	100	200		ns

## **Electrical Characteristics** (Continued)


 $V_{CC}$  = 12V, FBRTN = GND, and  $T_A$  = +25°C. The • denotes specifications which apply over the full operating temperature range.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
Power-Good	Comparator (Continued)				•	•	
V <sub>CROWBAR</sub>	Crowbar Trip Point	Relative to Nominal DAC Output	•	100	150	200	mV
V <sub>CR_RST</sub>	Crowbar Reset Point	Relative to FBRTN	•	250	300	350	mV
t1 <sub>CROWBAR</sub>	Crowbar Delay Time 1	VID Code Change Over-Voltage to PWM Going LOW Crowbar Blanking Time	•	100	250		μs
t2 <sub>CROWBAR</sub>	Crowbar Delay Time 2	VID Code Static Over-Voltage to PWM going LOW Crowbar Blanking Time	•		400		ns
PWM Outputs							
V <sub>OL(VRTM)</sub>	Output Voltage Low	$I_{PWM(SINK)} = 400\mu A$	•		160	400	mV
V <sub>OH(VRTM)</sub>	Output Voltage High	I <sub>PWM(SOURCE)</sub> = 400μA	•	4	5		V
V <sub>DIS</sub>	Phase Disable Voltage	Applicable to PWM3 pins only. Connect this pin to VCC to disable the phase. (4)	•	V <sub>CC</sub> 1			٧
Input Supply							
I <sub>DC</sub>	DC Supply Current	EN = Logic HIGH	•		8	12	mA
$V_{\text{UVLO}}$	UVLO Threshold	V <sub>CC</sub> Rising	•	6.5	6.9	7.3	V
V <sub>UVLO_HYS</sub>	UVLO Hysteresis		•	0.7	0.9	1.1	V

#### Notes:

- 2. Limits at operating temperature extremes are guaranteed by design, characterization, and statistical quality control.
- 3. AC specifications are guaranteed by design and characterization; not production tested.
- 4. To operate the FAN50FC3 with fewer than three phases, PWM3 should be connected to V<sub>CC</sub> to disable this phase. See the Theory of Operation section for details.

## **Test Diagrams**






Figure 3. Closed-Loop Output Voltage Accuracy

Figure 4. Current-Sense Amplifier Vos




Figure 5. Droop Voltage Accuracy

Figure 6. R<sub>T</sub> Required to Set Oscillator Frequency


Table 1. Output Voltage Programming Codes (extended VR10); 0 = logic LOW; 1 = logic HIGH.

VID4	VID3	VID2	VID1	VID0	VID5	VID6	V <sub>OUT</sub> (V)
1	1	1	1	1	1	0	OFF
1	1	1	1	1	1	1	OFF
1	1	1	1	1	0	0	OFF
1	1	1	1	1	0	1	OFF
1	1	1	1	0	1	0	1.09375
1	1	1	1	0	1	1	1.10000
1	1	1	1	0	0	0	1.10625
1	1	1	1	0	0	1	1.11250
1	1	1	0	1	1	0	1.11875
1	1 1	1	0	1	1 1	1	1.12500
1	1	1	0	1	0	0	1.13125
1	1	1	0	1	0	1	1.13750
1	1 1	1	0	0	1	0	1.13730
•							
1	1	1	0	0	1	1	1.15000
1	11	1	0	0	0	0	1.15625
1	1	1	0	0	0	1	1.16250
11	1	0	1	1	1	0	1.16875
1	1	0	1	1	1	1	1.17500
1	1	0	1	1	0	0	1.18125
1	1	0	1	1	0	1	1.18750
1	1	0	1	0	1	0	1.19375
1	1	0	1	0	1	1	1.20000
1	1	0	1	0	0	0	1.20625
1	1	0	1	0	0	1	1.21250
1	1	0	0	1	1	0	1.21875
1	1	0	0	1	1	1	1.22500
							1.22300
1	1	0	0	1	0	0	1.23125
1	1	0	0	1	0	1	1.23750
1	/1	0	0	0	1	0	1.24375
1	1	0	0	0	1	1	1.25000
11	1	0	0	0	0	0	1.25625
1	1	0	0	0	0	1	1.26250
1	0	1	1	1	1	0	1.26875
1	0	1	1	1	1	1	1.27500
1	0	1	1	1	0	0	1.28125
1	0	1	1	1	0	1	1.28750
1	0	1	1	0	1	0	1.29375
<u> </u>	0	1	1	0	1	1	1.30000
1	0	1	1	0	0	0	1.30625
1	0	1	1	0	0	1	1.31250
1	0	1	0	1	1	0	1.31875
-							1.31070
1	0	1	0	1	1	1	1.32500
1	0	1	0	1	0	0	1.33125
1	0	1	0	1	0	1	1.33750
1	0	1	0	0	1	0	1.34375
1	0	1	0	0	1	1	1.35000
1	0	1	0	0	0	0	1.35625
1	0	1	0	0	0	1	1.36250
1	0	0	1	1	1	0	1.36875
1	0	0	1	1	1	1	1.37500
1	0	0	1	1	0	0	1.38125
1	0	0	1	1	0	1	1.38750
1	0	0	1	0	1	0	1.39375
1	0	0	1	0	1	1	1.40000
1	0	0	1	0	0	0	1.40625
1	0	0	1	0	0	1	1.41250
1	0	0	0	1	1	0	1.41875
1	0	0	0	1	1	1	1.42500
1	0	0	0	1	0	0	1.43125
1	0	0	0	1	0	1	1.43750
1	0	0	0	0	1	0	1.44375
1	0	0	0	0	1	1	1.45000
1	0	0	0	0	0	0	1.45625
-	0	0	0	0	0	1	1.46250
1			ı U		ı	1 1	1.40230
0	1	1	1	1	1	0	1.46875


0 0 0 0 0 0	1 1 1	1	1	1	0	0	1.48125
0 0 0		1					
0 0 0	1		1	1	0	1	1.48750
0		1	1	0	1	0	1.49375
0	1	1	1	0	1	1	1.50000
	1	1	1	0	0	0	1.50625
0	1	1	1	0	0	1	1.51250
	1	1	0	1	1	0	1.51875
0	1	1	0	1	1	1	1.52500
0	1	1	0	1	0	0	1.53125
0	1	1	0	1	0	1	1.53750
0	1	1	0	0	1	0	1.54375
0	1	1	0	0	1	1	1.55000
0	1	1	0	0	0	0	1.55625
0	1	1	0	0	0	1	1.56250
0	1	0	1	1	1	0	1.56875
0	1	0	1	1	1	1	1.57500
0	1	0	1	1	0	0	1.58125
0	1	0	1	1	0	1	1.58750
0	1	0	1	0	1	0	1.59375
0	1	0	1	0	1	1	1.60000
0	1	0	1	0	0	0	0.83125
0	1	0	1	0	0	1	0.83750
0	1	0	0	1	1	0	0.84375
0	1	0	0	1	1	1	0.85000
0	1	0	0	1	0	0	0.85625
0	1	0	0	1	0	1	0.86250
0	1	0	0	0	1	0	0.86875
0	1	0	0	0	1	1	0.87500
0	1	0	0	0	0	0	0.88125 0.88750
0	1	0 1	0	0	0	0	0.88750
0	0	<u> </u>	1	1	1	1	0.89375 0.90000
0	0	1	1	1	0	0	0.90625
0	0	1	1	1	0	1	0.90023
0	0	1	1	0	1	0	0.91230
0	0	1	1	0	1	1	0.92500
0	0	1	1	0	0	0	0.93125
0	0	1	1	0	0	1	0.93750
0	0	1	0	1	1	0	0.94375
0	0	1	0	1	1	1	0.95000
0	0	1	0	1	0	0	0.95625
0	0	1	0	1	0	1	0.96250
0	0	1	0	0	1	0	0.96875
0	0	1	0	0	1	1	0.97500
0	0	1	0	0	0	0	0.98125
0	0	1	0	0	0	1	0.98750
0	0	0	1	1	1	0	0.99375
0	0	0	1	1	1	1	1.00000
0	0	0	1	1	0	0	1.00625
0	0	0	1	1	0	1	1.01250
0	0	0	1	0	1	0	1.01875
0	0	0	1	0	1	1	1.02500
0	0	0	1	0	0	0	1.03125
0	0	0	1	0	0	1	1.03750
0	0	0	0	1	1	0	1.04375
0	0	0	0	1	1	1	1.05000
0	0	0	0	1	0	0	1.05625
0	0	0	0	1	0	1	1.06250
0	0	0	0	0	1	0	1.06875
0	0	0	0	0	1	1	1.07500
0	0	0	0	0	0	0	1.08125
0	0	0	0	0	0	1	1.08750

Table 2. Output Voltage Programming Codes (8 Bit) 0 = logic LOW; 1 = logic HIGH. (MSB: VID7, LSB: VID0; 11110001b = F1h)

HEX	Voltage	Tolerance	HEX	Voltage	Tolerance	HEX	Voltage	Tolerance	HEX	Voltage	Tolerance
0 0	OFF		4 0	1.21250	+-15mV LL (0 - 110A)	8 0	0.81250	Monotonic	C 0	0.4125	Don't Care
0 1	OFF		4 1	1.20625	+-15mV LL (0 - 110A)	8 1	0.80625	Monotonic	C 1	0.40625	Don't Care
02	1.60000	+-15mV LL (0 -	42	1.20000	+-15mV LL (0 - 110A)	8 2	0.8	Monotonic	C 2	0.40000	Don't Care
03	1.59375	+-15mV LL (0 -	4 3	1.19375	+-15mV LL (0 - 110A)	8 3	0.79375	Monotonic	C 3	0.39375	Don't Care
0 4	1.58750	+-15mV LL (0 -	4 4	1.18750	+-15mV LL (0 - 110A)	8 4	0.7875	Monotonic	C 4	0.38750	Don't Care
0.5	1.58125	+-15mV LL (0 -	4 5	1.18125	+-15mV LL (0 - 110A)	8 5	0.78125	Monotonic	C 5	0.38125	Don't Care
06	1.57500	+-15mV LL (0 -	4 6	1.17500	+-15mV LL (0 - 110A)	86	0.775	Monotonic	C 6	0.37500	Don't Care
0 7	1.56875	+-15mV LL (0 -	4 7	1.16875	+-15mV LL (0 - 110A)	8 7	0.76875	Monotonic	C 7	0.36875	Don't Care
0 8	1.56250	+-15mV LL (0 -	4 8	1.16250	+-15mV LL (0 - 110A)	8 8	0.7625	Monotonic	C 8	0.36250	Don't Care
0 9	1.55625	+-15mV LL (0 -	4 9	1.15625	+-15mV LL (0 - 110A)	8 9	0.75625	Monotonic	C 9	0.35625	Don't Care
0 A	1.55000	+-15mV LL (0 -	4 A	1.15000	+-15mV LL (0 - 110A)	8 A	0.75	Monotonic	CA	0.35000	Don't Care
0 B	1.54375	+-15mV LL (0 -	4 B	1.14375	+-15mV LL (0 - 110A)	8 B	0.74375	Monotonic	СВ	0.34375	Don't Care
0 C	1.53750	+-15mV LL (0 -	4 C	1.13750	+-15mV LL (0 - 110A)	8 C	0.7375	Monotonic	СС	0.33750	Don't Care
0 D	1.53125	+-15mV LL (0 -	4 D	1.13125	+-15mV LL (0 - 110A)	8 D	0.73125	Monotonic	CD	0.33125	Don't Care
0 E 0 F	1.52500	+-15mV LL (0 -	4 E 4 F	1.12500	+-15mV LL (0 - 110A)	8 E 8 F	0.725	Monotonic	C E C F	0.32500	Don't Care
10	1.51875 1.51250	+-15mV LL (0 - +-15mV LL (0 -	50	1.11875 1.11250	+-15mV LL (0 - 110A) +-15mV LL (0 - 110A)	90	0.71875 0.7125	Monotonic Monotonic	D0	0.31875 0.31250	Don't Care Don't Care
11	1.50625	+-15mV LL (0 -	51	1.11230	+-15mV LL (0 - 110A)	91	0.7125	Monotonic	D 1	0.30625	Don't Care
12	1.50023	+-15mV LL (0 -	52	1.10023	+-15mV LL (0 - 110A)	9 2	0.70023	Monotonic	D 2	0.30000	Don't Care
13	1.49375	+-15mV LL (0 -	53	1.09375	+-15mV LL (0 - 110A)	93	0.69375	Monotonic	D 3	0.29375	Don't Care
14	1.48750	+-15mV LL (0 -	54	1.08750	+-15mV LL (0 - 110A)	9 4	0.6875	Monotonic	D 4	0.28750	Don't Care
15	1.48125	+-15mV LL (0 -	55	1.08125	+-15mV LL (0 - 110A)	95	0.68125	Monotonic	D 5	0.28125	Don't Care
16	1.47500	+-15mV LL (0 -	56	1.07500	+-15mV LL (0 - 110A)	96	0.675	Monotonic	D 6	0.27500	Don't Care
17	1.46875	+-15mV LL (0 -	57	1.06875	+-15mV LL (0 - 110A)	9 7	0.66875	Monotonic	D 7	0.26875	Don't Care
18	1.46250	+-15mV LL (0 -	58	1.06250	+-15mV LL (0 - 110A)	98	0.6625	Monotonic	D 8	0.26250	Don't Care
19	1.45625	+-15mV LL (0 -	59	1.05625	+-15mV LL (0 - 110A)	9 9	0.65625	Monotonic	D 9	0.25625	Don't Care
1 A	1.45000	+-15mV LL (0 -	5 A	1.05000	+-15mV LL (0 - 110A)	9 A	0.65	Monotonic	DΑ	0.25000	Don't Care
1 B	1.44375	+-15mV LL (0 -	5 B	1.04375	+-15mV LL (0 - 110A)	9 B	0.64375	Monotonic	DB	0.24375	Don't Care
1 C	1.43750	+-15mV LL (0 -	5 C	1.03750	+-15mV LL (0 - 110A)	9 C	0.6375	Monotonic	DC	0.23750	Don't Care
1 D	1.43125	+-15mV LL (0 -	5 D	1.03125	+-15mV LL (0 - 110A)	9 D	0.63125	Monotonic	DD	0.23125	Don't Care
1 E	1.42500	+-15mV LL (0 -	5 E	1.02500	+-15mV LL (0 - 110A)	9 E	0.625	Monotonic	DE	0.22500	Don't Care
1 F	1.41875	+-15mV LL (0 -	5 F	1.01875	+-15mV LL (0 - 110A)	9 F	0.61875	Monotonic	DF	0.21875	Don't Care
20	1.41250	+-15mV LL (0 -	60	1.01250	+-15mV LL (0 - 110A)	A 0	0.6125	Monotonic	E0	0.21250	Don't Care
2 1	1.40625	+-15mV LL (0 -	61	1.00625	+-15mV LL (0 - 110A)	A 1	0.60625	Monotonic	E 1	0.20625	Don't Care
22	1.40000	+-15mV LL (0 -	62	1.00000	Monotonic DAC (6.25 mV)	A 2	0.6	Monotonic	E 2	0.20000	Don't Care
23	1.39375	+-15mV LL (0 -	63	0.99375	Monotonic DAC (6.25 mV)	A 3	0.59375	Monotonic	E 3	0.19375	Don't Care
24	1.38750	+-15mV LL (0 -	64	0.98750	Monotonic DAC (6.25 mV)	A 4	0.5875	Monotonic	E 4	0.18750	Don't Care
2.5	1.38125	+-15mV LL (0 -	6.5	0.98125	Monotonic DAC (6.25 mV)	A 5	0.58125	Monotonic	E 5	0.18125	Don't Care
26	1.37500	+-15mV LL (0 -	66	0.97500	Monotonic DAC (6.25 mV)	A 6	0.575	Monotonic	E 6	0.17500	Don't Care
27	1.36875	+-15mV LL (0 - +-15mV LL (0 -	67 68	0.96875	Monotonic DAC (6.25 mV)	A 7	0.56875	Monotonic	E 7	0.16875	Don't Care Don't Care
29	1.36250 1.35625	,	69	0.96250 0.95625	Monotonic DAC (6.25 mV)  Monotonic DAC (6.25 mV)	A 8 A 9	0.5625	Monotonic	E 9	0.16250	Don't Care
2 A	1.35025	+-15mV LL (0 - +-15mV LL (0 -	6 A	0.95023	Monotonic DAC (6.25 mV)	AA	0.55625 0.55	Monotonic Monotonic	ΕA	0.15625 0.15000	Don't Care
2 B	1.34375	+-15mV LL (0 -	6 B	0.94375	Monotonic DAC (6.25 mV)	AB	0.54375	Monotonic	EB	0.13000	Don't Care
2 C	1.34375	+-15mV LL (0 -	6 C	0.94373	Monotonic DAC (6.25 mV)	AC	0.5375	Monotonic	EC	0.13750	Don't Care
2 D	1.33125	+-15mV LL (0 -	6 D	0.93730	Monotonic DAC (6.25 mV)	A D	0.53125	Monotonic	ED	0.13730	Don't Care
2 E	1.32500	+-15mV LL (0 -	6 E	0.92500	Monotonic DAC (6.25 mV)	AE	0.525	Monotonic	EE	0.12500	Don't Care
2 F	1.31875	+-15mV LL (0 -	6 F	0.91875	Monotonic DAC (6.25 mV)	AF	0.51875	Monotonic	EF		Don't Care
3 0	1.31250	+-15mV LL (0 -	7 0	0.91250	Monotonic DAC (6.25 mV)	В 0	0.5125	Monotonic	F 0	0.11250	Don't Care
3 1	1.30625	+-15mV LL (0 -	7 1	0.90625	Monotonic DAC (6.25 mV)	B 1	0.50625	Monotonic	F 1	0.10625	Don't Care
3 2	1.30000	+-15mV LL (0 -	72	0.90000	Monotonic DAC (6.25 mV)	B 2	0.5	Monotonic	F 2	0.10000	Don't Care
3 3	1.29375	+-15mV LL (0 -	73	0.89375	Monotonic DAC (6.25 mV)	В3	0.49375	Don't Care	F 3	0.09375	Don't Care
3 4	1.28750	+-15mV LL (0 -	7 4	0.88750	Monotonic DAC (6.25 mV)	B 4	0.4875	Don't Care	F 4	0.08750	Don't Care
3 5	1.28125	+-15mV LL (0 -	75	0.88125	Monotonic DAC (6.25 mV)	B 5	0.48125	Don't Care	F 5	0.08125	Don't Care
36	1.27500	+-15mV LL (0 -	76	0.87500	Monotonic DAC (6.25 mV)	B 6	0.475	Don't Care	F6	0.07500	Don't Care
3 7	1.26875	+-15mV LL (0 -	77	0.86875	Monotonic DAC (6.25 mV)	B 7	0.46875	Don't Care	F 7	0.06875	Don't Care
3 8	1.26250	+-15mV LL (0 -	78	0.86250	Monotonic DAC (6.25 mV)	B 8	0.4625	Don't Care	F8	0.06250	Don't Care
3 9	1.25625	+-15mV LL (0 -	79	0.85625	Monotonic DAC (6.25 mV)	B 9	0.45625	Don't Care	F 9	0.05625	Don't Care
3 A	1.25000	+-15mV LL (0 -	7 A	0.85000	Monotonic DAC (6.25 mV)	BA	0.45	Don't Care	FΑ	0.05000	Don't Care
3 B	1.24375	+-15mV LL (0 -	7 B	0.84375	Monotonic DAC (6.25 mV)	BB	0.44375	Don't Care	FB	0.04375	Don't Care
3 C	1.23750	+-15mV LL (0 -	7 C	0.83750	Monotonic DAC (6.25 mV)	BC	0.4375	Don't Care	FC	0.03750	Don't Care
3 D	1.23125	+-15mV LL (0 -	7 D	0.83125	Monotonic DAC (6.25 mV)	B D	0.43125	Don't Care	FD	0.03125	Don't Care
3 E	1.22500	+-15mV LL (0 -	7 E	0.82500	Monotonic DAC (6.25 mV)	BE	0.425	Don't Care	FE	OFF	$\vdash$
3 F	1.21875	+-15mV LL (0 -	7 F	0.81875	Monotonic DAC (6.25 mV)	BF	0.41875	Don't Care	FF	OFF	



Note: Contact a Fairchild representative for the latest VR11 reference designs.



Note: Contact a Fairchild representative for the latest VR11 reference designs.

### **Theory of Operation**

**Note**: The values shown in this section are for reference only. See the parametric tables for actual values.

The FAN50FC3 is a fixed-frequency PWM control with multi-phase logic outputs for use in 2- and 3-phase synchronous buck CPU power supplies. It has an internal VID DAC designed to interface directly with 8-bit VRD/VRM 11 and 7-bit VRD/VRM 10.x compatible CPUs. Multiphase operation is required for the high currents and low voltages of today's microprocessors that can require up to 150A of current.

The integrated features of the FAN50FC3 ensure a stable, high-performance topology for:

- Balanced currents and thermals between phases
- High-speed response at the lowest possible switching frequency and output decoupling capacitors
- Tight load line regulation and accuracy
- High current output by allowing up to 3-phase designs
- Reduced output ripple due to multiphase operation
- Good PC board layout noise immunity
- Easily settable and adjustable design parameters with simple component selection
- 2- to 3-phase operation allows optimizing designs for cost/performance and support a wide range of applications.

#### **Start-Up Sequence**

The start-up sequence is shown in Figure 9. Once the EN and UVLO conditions are met, the DELAY pin goes through one cycle (TD1), after which, the internal oscillator starts. The first two clock cycles are used for phase detection. The soft-start ramp is then enabled (TD2), raising the output voltage up to the boot voltage of 1.1V. The boot hold time (TD3) allows the processor VID pins to settle to the programmed VID code. After TD3 timing is finished, the output soft starts, either up or down, to the final VID voltage (during TD4). TD5 is the time between the output reaching the VID voltage and the PWRGD being presented to the system.

#### **Phase-Detection Sequence**

During start-up, the number of operational phases and their phase relationship is determined by the internal circuitry that monitors the PWM outputs. Normally, the FAN50FC3 operates as a 3-phase PWM controller. For 2-phase operation, connect the PWM3 pin to V<sub>CC</sub>.

The PWM logic, which is driven by the master oscillator, directs the phase sequencer and channel detectors. Channel detection is carried out during the first two clock cycles after the chip is enabled. During the detection period, PWM3 is connected to a 100µA sinking current source and two internal voltage comparators check the pin voltage of PWM3 versus a threshold of 3V typical. If

the pin is tied to  $V_{\text{IN}}$ , the pin voltage is above 3V and that phase is disabled and put in a tri-state mode. Otherwise, the internal 100µA current source pulls PWM pin below the 3V threshold. After channel detection, the current source is removed.

Shorting PWM3 to  $V_{\text{CC}}$  configures the system into 2-phase operation.




Figure 9. Start-Up Sequence Timing

After detection time is complete, the PWM outputs not sensed as "pulled HIGH" function as normal PWM outputs. PWM outputs sensed as "pulled HIGH" are put into a high-impedance state.

The PWM signals are logic-level outputs intended for driving external gate drivers, such as the FAN5109. Since each phase is monitored independently; operation approaching 100% duty cycle is possible. More than one output can be on at the same time to allow phase overlap.

#### **Master Clock Frequency**

The clock frequency is set with an external resistor connected from the RT pin to ground. The frequency-to-resistor relationship is shown in the graph in Figure 6. To determine the frequency per phase, divide the clock by the number of enabled phases.

#### **Output Current Sensing**

The FAN50FC3 provides a dedicated current-sense amplifier (CSA) to monitor the output current for proper voltage positioning and for current limit detection (see Figure 1). It differentially senses the voltage drop across the DCR of the inductors to give the total average current being delivered to the load. This method is inherently more accurate than peak current detection or sampling the voltage across the low-side MOSFETs. The CSA implementation can be configured for the objectives of the system. It can use output inductor DCR sensing without a thermistor for lowest cost or output inductor DCR sensing with a thermistor for improved accuracy with tracking of inductor temperature.

To measure the differential voltage across the output inductors, the positive input of the CSA (CSREF pin) is connected, using equal value resistors, to the output capacitor side of the inductors. The negative input of the CSA (CSSUM pin) is connected, using equal value resistors, to the MOSFET side of the inductors. The CSA's output (CSCOMP) is a voltage equal to the voltage dropped across the inductors, times the gain of the CSA, and is inversely proportional to the output current.

The gain of the CSA is set by connecting an external feedback resistor between the CSA's CSCOMP and CSSUM pins. A capacitor, connected across the resistor, is used to create a low-pass filter to remove high frequency switching effects and create a RC pole to cancel the zero created by the L/DCR of the inductor. The end result is that the voltage between the CSCOMP and CSREF pins is inversely proportional to the output current (CSCOMP goes negative relative to CSREF as current increases) and the CSA gain sets the ratio of the CSA output voltage change as a function of output current change. This difference in voltage is used by the current limit comparator and by the droop amplifier to create the output load line.

The CSA is designed to have a low offset input voltage. The sensing gain is determined by external resistors, so it can be made extremely accurate.

#### **Load Line Impedance Control**

The FAN50FC3 has an internal "Droop Amp" that effectively subtracts the voltage applied between the CSCOMP and CSREF pins from the FB pin voltage of the error amplifier, allowing the output voltage to be varied independent of the DAC setting. A positive voltage on CSCOMP (relative to CSREF) increases the output voltage and a negative voltage decreases it. Since the voltage between the CSA's CSCOMP and CSREF pins is inversely proportional to the output, current causes the output voltage to decrease an amount directly proportional to the increase in output current creating a droop or load line. The ratio of output voltage decrease to output current increase is the effective R<sub>o</sub> of the power supply and is set by the DC gain of the CSA.

#### **Current Control Mode & Thermal Balance**

The FAN50FC3 has individual SW inputs for each phase. They are used to measure the voltage drop across the bottom FETs to determine the current in each phase. This information is combined with an internal ramp to create a current balancing feedback system. This gives good current balance accuracy that takes into account, not only the current, but also the thermal balance between the bottom FETs in each phase.

External resistors  $R_{\text{SW1}}$  through  $R_{\text{SW3}}$  can be placed in series with individual SW inputs to create an intentional current imbalance, such as in cases where one phase may have better cooling and can support higher currents. It is best to have the ability to add these resistors in the initial design, to ensure that placeholders are provided in the layout. To increase the current in a phase, increase  $R_{\text{SW}}$  for that phase. Adding a resistor of

a few hundred ohms can make a noticeable increase in current, so use small steps.

The amplitude of the internal ramp is set by a resistor connected between the input voltage and the RAMPADJ pin. This method also implements the voltage feedforward function.

#### **Output Voltage Differential Sensing**

The FAN50FC3 uses differential sensing in conjunction with a high-accuracy DAC and a low-offset error amplifier to maintain a worst-case specification of ±7.7mV differential sensing accuracy over its specified operating range.

A high gain-bandwidth error amplifier is used for the voltage control loop. The voltage on the FB pin is compared to the DAC voltage to control the output voltage. The FB voltage is also effectively offset by the CSA output voltage for accurately positioning the output voltage as a function of current. The output of the error amplifier is the COMP pin, which is compared to the internal PWM ramps to create the PWM pulse widths.

The negative input (FB) is tied to the output sense location with a resistor  $R_{\text{B}}$  and is used for sensing and controlling the output voltage at this point. Additionally a current source is connected internally to the FB pin, which causes a fixed DC current to flow through  $R_{\text{B}}.$  This current creates a fixed voltage drop (offset voltage) across  $R_{\text{B}}.$  The offset voltage adds to the sensed output voltage, which causes the error amplifier to regulate the actual output voltage lower than the programmed VID voltage by this amount. The main loop compensation is incorporated into the feedback by an external network connected between FB and COMP.

#### **Delay Timer**

The delay times for the start-up timing sequence are set with a capacitor from the DELAY pin to ground, as stated in the Start-Up Sequence section. In UVLO or when EN is logic LOW, the DELAY pin is held at ground. Once the UVLO and EN are asserted, a 15 $\mu$ A current flows out of the DELAY pin to charge C<sub>DLY</sub>. A comparator, with a threshold of 1.7V, monitors the DELAY pin voltage. The delay time is therefore set by the 15 $\mu$ A charging the delay capacitor from 0V to 1.7V. This DELAY pin is used for multiple delay timings (TD1, TD3, and TD5) during start-up. DELAY is also used for timing the current-limit latch-off, as explained in the *Current Limit* section.

#### **Soft-Start**

The soft-start times for the output voltage are set with a capacitor from the SS pin to ground. After TD1 and the phase-detection cycle are complete, the SS time (TD2 in Figure 9) starts. The SS pin is disconnected from GND and the capacitor is charged up to the 1.1V boot voltage by the SS amplifier, which has a limited output current of 15 $\mu$ A. The voltage at the FB pin follows the ramping voltage on the SS pin, limiting the inrush current during start-up. The soft-start time depends on the value of the boot voltage and  $C_{\rm SS}$ .

Once the SS voltage is within 100mV of the boot voltage, the boot voltage delay time (TD3) is started. The end of the boot voltage delay time signals the beginning of the second soft-start time (TD4). The SS voltage changes from the boot voltage to the programmed VID DAC voltage (either higher or lower) using the SS amplifier with the limited output current of 15 $\mu$ A. The voltage of the FB pin follows the ramping voltage of the SS pin, limiting the inrush current during the transition from the boot voltage to the final DAC voltage. The second soft-start time depends on the boot voltage, the programmed VID DAC voltage, and CSS.

If either EN is taken LOW or V<sub>CC</sub> drops below UVLO, DELAY and SS are reset to ground to be ready for another soft-start cycle. Figure 10 shows typical start-up waveforms for the FAN50FC3.




Figure 10. Start-up Waveforms

## Current-Limit, Short-Circuit, and Latch-Off Protections

The FAN50FC3 compares a programmable current-limit set point to the voltage from the output of the current sense amplifier. The current-limit level is set with the resistor from the ILIMIT pin to ground. During operation, the voltage on ILIMIT is 1.7V. The current through the external resistor is internally scaled to give a current limit threshold of  $10\text{mV}/\mu\text{A}$ . If the voltage between CSREF and CSCOMP rises above the current-limit threshold, the internal current-limit amplifier controls the internal COMP voltage to maintain the average output current at the limit.

After TD5 has completed, an over-current (OC) event starts a latch-off delay timer. The delay timer uses the DELAY pin timing capacitor. During current limit, the DELAY pin current is reduced to 3.75µA. When the voltage on the delay pin reaches 1.7V, the controller shuts down and latches off. The current limit latch-off delay time is therefore set by the current of 3.75µA charging the delay capacitor 1.7V. This delay is four times longer than the delay time during the start-up sequence. If there is a current limit during start-up, the FAN50FC3 goes through TD1 to TD5 in current limit, then starts the latch-off timer. Because the controller continues to operate during the latch-off delay time, if the OC is removed before the 1.7V threshold is reached, the controller returns to normal operation and the DELAY capacitor is reset to GND.

The latch-off function can be reset by cycling the supply voltage to the FAN50FC3 or by toggling the EN pin LOW for a short time. To disable the short-circuit latch-off function, an external resistor can be placed in parallel with  $C_{\text{DLY}}$  to prevent the DELAY capacitor from charging up to the 1.7V threshold. The addition of this resistor causes a slight increase in the delay times.

During start-up, when the output voltage is below 200mV, a secondary current limit is active. This secondary current limit clamps the internal COMP voltage at the PWM comparators to 1.5V. Typical overcurrent latch-off waveforms are shown in Figure 11.




Figure 11. Over-Current Latch-off Waveforms

#### FastvCore™ Operation

FastvCore™ improves the transient response for a load step-up change. Normally a controller has to wait till the next clock cycle if a load step-up happens during between PWM signals. With FastvCore™, the controller is able to immediately respond to the load step change, so that the inductor current increases to the new load current in a shorter period of time.

FastvCore<sup>TM</sup> is adjusted by connecting a resistor ( $R_{SETOS}$ ) between pin 16 (VOSADJ) and AGND to set the threshold where FastvCore<sup>TM</sup> is initiated.

$$R_{SETOS} = (V_{OS} + LLTOB) \cdot R_T \cdot 10$$
 EQ. 1

where:

 $R_T$  = the frequency set resistor

V<sub>OS</sub> = the target FastvCore™ detection threshold that is the voltage difference between the output voltage starting point and the voltage when the FastvCore™ starts to respond to a load stepup change

LLTOB= the socket load line tolerance band

FastvCore™ design example:

f:  $R_T = 267$ kohm  $V_{OS} = 35$ mV LLTOB = +/-19mV

Then:

 $R_{SETOS}$  = ( $V_{OS}$ +LLTOB) •  $R_{T}$  • 10 = (35mV+19mV) • 267kohm • 10 = 144.2kohm

## **Dynamic VID**

The FAN50FC3 has the ability to dynamically change the VID inputs while the controller is running. This allows the output voltage to change while the supply is running and supplying current to the load. This is commonly referred to as VID on-the-fly (OTF). A VID OTF can occur under light or heavy load conditions. The processor signals the controller by changing the VID inputs in multiple steps from the start code to the finish code. This change can be positive or negative.

When a VID input changes state, the FAN50FC3 detects the change and ignores the DAC inputs for a minimum of 200ns. This time prevents a false code due to logic skew while the eight VID inputs are changing. Additionally, the first VID change initiates the PWRGD and CROWBAR blanking functions for a minimum of 100µs to prevent a false PWRGD or CROWBAR event. Each VID change resets the internal timer.

#### **Power Good Monitoring**

The power good comparator monitors the output voltage via the CSREF pin. The PWRGD pin is an open-drain output whose high level (when connected to a pull-up resistor) indicates that the output voltage is within the nominal limits specified based on the VID voltage setting. PWRGD goes low if the output voltage is outside of this specified range, if the VID DAC inputs are in no CPU mode, or whenever the EN pin is pulled low. PWRGD is blanked during a VID OTF event for a period of ~200µs to prevent false signals during the time the output is changing.

The PWRGD circuitry also incorporates an initial turn-on delay time (TD5) based on the DELAY timer. Prior to the SS voltage reaching the programmed VID DAC voltage, 100mV, the PWRGD pin is held low. Once the SS pin is within 100mV of the programmed DAC voltage, the capacitor on the DELAY pin begins to charge up. A comparator monitors the DELAY voltage and enables PWRGD when the voltage reaches 1.7V. The PWRGD delay time is therefore set by a current of 15µA charging a capacitor from 0V to 1.7V.

#### **Output Crowbar**

As part of the protection for the load and output components of the supply, the PWM outputs are driven low (turning on the low-side MOSFETs) when the output voltage exceeds the upper crowbar threshold. This crowbar action stops once the output voltage falls below the release threshold of approximately 300mV.

Turning on the low-side MOSFETs pulls down the output as the reverse current builds up in the inductors. If the

output over-voltage is due to a short in the high-side MOSFET, this action current-limits the input supply, protecting the microprocessor.

#### **Output Enable and UVLO**

For the FAN50FC3 to begin switching, the input supply  $(V_{CC})$  to the controller must be higher than the UVLO threshold and the EN pin must be higher than its 0.85V threshold. This initiates a system start-up sequence. If either UVLO or EN is less than their respective thresholds, the FAN50FC3 is disabled; which holds the PWM outputs low, discharges the DELAY and SS capacitors, and forces PWRGD and OD# signals low.

In the application circuit, the OD# pin should be connected to the OD# inputs of the FAN5009 or FAN5109 drivers. Pulling OD# LOW disables the drivers such that both DRVH and DRVL are driven low. This turns off the bottom MOSFETs to prevent them from discharging the output capacitors through the output inductors. If the bottom MOSFETs were left on, the output capacitors could ring with the output inductors and produce a negative output voltage to the processor.




Figure 12. Typical NTC Resistance vs. Temperature

#### **Applications and Component Selection**

Please consult Fairchild Application Note:

AN-6052 — Instructions for the Multi-Phase VR11 MathCad<sup>®</sup> Design Tool

#### **Layout and Component Placement**

The following guidelines are recommended for optimal performance of a switching regulator in a PC system.

#### **General Recommendations**

For good results, a PCB with at least four layers is recommended. This should allow the needed versatility for control circuitry interconnections with optimal placement, power planes for ground, input and output power, and wide interconnection traces in the remainder of the power delivery current paths. Keep in mind that each square unit of one-ounce copper trace has a resistance of  $\sim 0.53 \text{m}\Omega$  at room temperature.

Whenever high currents must be routed between PCB layers, vias should be used liberally to create several parallel current paths so that the resistance and inductance introduced by these current paths is minimized and the via current rating is not exceeded.

If critical signal lines (including the output voltage sense lines of the FAN50FC3) must cross through power circuitry, it is best if a signal ground plane can be interposed between those signal lines and the traces of the power circuitry. This serves as a shield to minimize noise injection into the signals at the expense of making signal ground a bit noisier.

An analog ground plane should be around and under the FAN50FC3 as a reference for the components associated with the controller. This plane should be tied to the nearest output decoupling capacitor ground and should not be tied to any other power circuitry to prevent power currents from flowing in it.

The components around the FAN50FC3 should be located close to the controller with short traces. The most important traces to keep short and away from other traces are the FB and CSSUM pins. The output capacitors should be connected as close as possible to the load (or connector); for example, a microprocessor core that receives the power. If the load is distributed, the capacitors should be distributed and generally be in proportion to where the load tends to be more dynamic.

Avoid crossing any signal lines over the switching power path loop described in the following section.

#### **Power Circuitry Recommendations**

The switching power path should be routed on the PCB to encompass the shortest possible length to minimize radiated switching noise energy (i.e., EMI) and conduction losses in the board. Failure to take proper

precautions can result in EMI problems for the entire PC system as well as noise-related operational problems in the power converter control circuitry. The switching power path is the loop formed by the current path through the input capacitors and the power MOSFETs, including all interconnecting PCB traces and planes. Using short and wide interconnection traces is especially critical in this path for two reasons: it minimizes the inductance in the switching loop, which can cause high energy ringing, and it accommodates the high-current demand with minimal voltage loss.

Whenever a power dissipating component, for example, a power MOSFET, is soldered to a PCB, the liberal use of vias, both directly on the mounting pad and immediately surrounding it, is recommended. Two important reasons for this are improved current rating through the vias and improved thermal performance from vias extended to the opposite side of the PCB, where a plane can more readily transfer the heat to the air. Make a mirror image of any pad being used to heatsink the MOSFETs on the opposite side of the PCB to achieve the best thermal dissipation to the air around the board. To further improve thermal performance, use the largest possible pad area.

The output power path should also be routed to encompass a short distance. The output power path is formed by the current path through the inductor, the output capacitors, and the load.

For best EMI containment, a solid power ground plane should be used as one of the inner layers, extending fully under all the power components.


#### Signal Circuitry Recommendations

The output voltage is sensed and regulated between the FB pin and the FBRTN pin, which connect to the signal ground at the load. To avoid differential mode noise pickup in the sensed signal, the loop area should be small. Thus, the FB and FBRTN traces should be routed adjacent to each other on top of the power ground plane back to the controller.

The feedback traces from the switch nodes should be connected as close as possible to the inductor. The CSREF signal should be connected to the output voltage at the nearest inductor to the controller.

## **Physical Dimensions**

Dimensions are in millimeters (inches) unless otherwise noted.



- A. CONFORMS TO JEDEC REGISTRATION MO-220, VARIATION WHHD-4
  THIS PACKAGE IS ALSO FOOTPRINT COMPATIBLE WITH WHHD-5
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994
- D, LAND PATTERN PER IPC SM-782 FABRICATION AND ASSEMBLY TOLERANCES OF 0.1 MM APPLIED
- E.WIDTH REDUCED TO AVOID SOLDER BRIDGING.
- G. DIMENSIONS ARE NOT INCLUSIVE OF BURRS, MOLD FLASH, NOR TIE BAR PROTRUSIONS.

MLP032ArevB

Figure 13. 32-Pin, Molded Leadless Package (MLP), JEDEC MO-220, 5mm Square





#### **TRADEMARKS**

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEX® Build it Now™ CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ EcoSPARK® FACT Quiet Series™ FACT®	Green FPS™ e-Series™ GTO™ <i>j-L</i> o™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™	POWEREDGE® Power-SPM™ PowerTrench® Programmable Active Droop™ QFET® QS™ QT Optoelectronics™ Quiet Series™	SuperSOT™8 SyncFET™ The Power Franchise ™ TinyBoost™ TinyBuck™ TinyLogic® TINYOPTO™
FAST® FastvCore™ FPS™ FRFET® Global Power Resource™ Green FPS™	MicroPak™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® Power247®	RapidConfigure™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™.3 SuperSOT™.6	TinyPower™ TinyPWM™ TinyWire™ µSerDes™ UHC® UniFET™ VCX™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 129