



May 2008

FAN73833

Half-Bridge Gate-Drive IC

Features

- Floating Channel for Bootstrap Operation to +600V
- Typically 350mA/650mA Sourcing/Sinking Current Driving Capability for Both Channels
- Extended Allowable Negative V_S Swing to -9.8V for Signal Propagation at $V_{DD}=V_{BS}=15V$
- 3.3V and 5V Input Logic Compatible
- Outputs in Phase with Input Signals
- Built-in UVLO Functions for Both Channels
- Built-in Shoot-Through Prevention Circuit
- Built-in Common-Mode dv/dt Noise Canceling Circuit
- Internal Dead-Time: 400ns Typical

Applications

- SMPS
- Motor Drive Inverter
- Fluorescent Lamp Ballast
- HID Ballast

Description

The FAN73833 is a half-bridge gate-drive IC for driving MOSFETs and IGBTs, operating up to +600V.

Fairchild's high-voltage process and common-mode noise canceling technique provide stable operation of high-side driver under high-dv/dt noise circumstances.

An advanced level-shift circuit allows high-side gate driver operation up to $V_S=-9.8V$ (typical) for $V_{BS}=15V$.


The UVLO circuits for both channels prevent malfunction when V_{DD} and V_{BS} are lower than the specified threshold voltage.

Output drivers typically source/sink 350mA/650mA, respectively, which is suitable for all kinds of half- and full-bridge inverters.

8-SOP



Ordering Information

Part Number	Package	Operating Temperature Range	 Eco Status	Packing Method
FAN73833M	8-SOP	-40°C to +125°C	RoHS	Tube
FAN73833MX				Tape & Reel

 For Fairchild's definition of "green" Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.



Typical Application Circuit




Figure 1. Application Circuit for Half-Bridge

Internal Block Diagram




Figure 2. Functional Block Diagram

Pin Configuration




Figure 3. Pin Configuration (Top View)

Pin Definitions

Pin #	Name	Description
1	LIN	Logic Input for Low-Side Driver
2	HIN	Logic Input for High-Side Driver
3	V _{DD}	Low-Side Supply Voltage
4	COM	Logic Ground and Low-Side Driver Return
5	LO	Low-Side Driver Output
6	V _S	High-Side Floating Supply Return
7	HO	High-Side Driver Output
8	V _B	High-Side Floating Supply

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_A=25^{\circ}\text{C}$, unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
V_S	High-side Offset Voltage	V_B-25	$V_B+0.3$	V
V_B	High-side Floating Supply Voltage	-0.3	625.0	V
V_{HO}	High-side Floating Output Voltage HO	$V_S-0.3$	$V_B+0.3$	V
V_{DD}	Low-side and Logic-fixed Supply Voltage	-0.3	25.0	V
V_{LO}	Low-side Output Voltage LO	-0.3	$V_{DD}+0.3$	V
V_{IN}	Logic Input Voltage (HIN/LIN)	-0.3	$V_{DD}+0.3$	V
COM	Logic Ground and Low-side Driver Return	$V_{DD}-25$	$V_{DD}+0.3$	V
dV_S/dt	Allowable Offset Voltage Slew Rate		50	V/ns
P_D	Power Dissipation ⁽¹⁾⁽²⁾⁽³⁾		0.625	W
θ_{JA}	Thermal Resistance, Junction-to-Ambient		200	$^{\circ}\text{C}/\text{W}$
T_J	Junction Temperature		+150	$^{\circ}\text{C}$
T_{STG}	Storage Temperature	-55	+150	$^{\circ}\text{C}$

Notes:

- Mounted on 76.2 x 114.3 x 1.6mm PCB (FR-4 glass epoxy material).
- Refer to the following standards:
 - JESD51-2: Integral circuits thermal test method environmental conditions - natural convection;
 - JESD51-3: Low effective thermal conductivity test board for leaded surface mount packages
- Do not exceed P_D under any circumstances.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V_B	High-side Floating Supply Voltage	V_S+15	V_S+20	V
V_S	High-side Floating Supply Offset Voltage	$6-V_{DD}$	600	V
V_{DD}	Low-side Supply Voltage	15	20	V
V_{HO}	High-side (HO) Output Voltage	V_S	V_B	V
V_{LO}	Low-side (LO) Output Voltage	COM	V_{DD}	V
V_{IN}	Logic Input Voltage (HIN/LIN)	COM	V_{DD}	V
T_A	Ambient Temperature	-40	+125	$^{\circ}\text{C}$

Electrical Characteristics

V_{BIAS} (V_{DD} , V_{BS})=15.0V, and $T_A=25^\circ\text{C}$, unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to COM. The V_O and I_O parameters are referenced to V_S and COM and are applicable to the respective outputs HO and LO.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
SUPPLY CURRENT SECTION						
I_{QBS}	Quiescent V_{BS} Supply Current	$V_{IN}=0\text{V}$ or 5V		35	100	μA
I_{QDD}	Quiescent V_{DD} Supply Current	$V_{IN}=0\text{V}$ or 5V		80	200	μA
I_{PBS}	Operating V_{BS} Supply Current	$f_{IN}=20\text{kHz}$, rms Value		420	750	μA
I_{PDD}	Operating V_{DD} Supply Current	$f_{IN}=20\text{kHz}$, rms Value		420	750	μA
I_{LK}	Offset Supply Leakage Current	$V_B=V_S=600\text{V}$			10	μA
POWER SUPPLY SECTION						
V_{DDUV+} V_{BSUV+}	V_{DD} and V_{BS} Supply Under-Voltage Positive-going Threshold		8.2	9.2	10.1	V
V_{DDUV-} V_{BSUV-}	V_{DD} and V_{BS} Supply Under-Voltage Negative-going Threshold		7.2	8.3	9.3	V
V_{DDUVH} V_{BSUVH}	V_{DD} and V_{BS} Supply Under-Voltage Lockout Hysteresis			0.9		V
GATE DRIVER OUTPUT SECTION						
V_{OH}	High-level Output Voltage, $V_{BIAS}-V_O$	$I_O=20\text{mA}$			1.0	V
V_{OL}	Low-level Output Voltage, V_O				0.6	V
I_{O+}	Output High Short-Circuit Pulse Current ⁽⁴⁾	$V_O=0\text{V}$, $V_{IN}=5\text{V}$ with $PW<10\mu\text{s}$	250	350		mA
I_{O-}	Output Low Short-Circuit Pulse Current ⁽⁴⁾	$V_O=15\text{V}$, $V_{IN}=0\text{V}$ with $PW<10\mu\text{s}$	500	650		mA
V_S	Allowable Negative V_S Pin Voltage for IN Signal Propagation to HO			-9.8	-7.0	V
LOGIC INPUT SECTION						
V_{IH}	Logic "1" Input Voltage		2.5			V
V_{IL}	Logic "0" Input Voltage				1.0	V
I_{IN+}	Logic "1" Input Bias Current	$V_{IN}=5\text{V}$		50	100	μA
I_{IN-}	Logic "0" Input Bias Current	$V_{IN}=0\text{V}$			2.0	μA
R_{PD}	Input Pull-down Resistance			100		$\text{K}\Omega$

Note:

4. This parameter is guaranteed by design.

Dynamic Electrical Characteristics

V_{BIAS} (V_{DD} , V_{BS})=15.0V, $V_S=\text{COM}$, $C_L=1000\text{pF}$, and $T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t_{ON}	Turn-on Propagation Delay Time	$V_S=0\text{V}$		150	270	ns
t_{OFF}	Turn-off Propagation Delay Time	$V_S=0\text{V}$		140	250	ns
t_R	Turn-on Rising Time			50	100	ns
t_F	Turn-off Falling Time			30	80	ns
DT	Dead Time		330	450	580	ns

Typical Characteristics




Figure 4. Turn-on Propagation Delay vs. Temp.




Figure 5. Turn-off Propagation Delay vs. Temp.




Figure 6. Turn-on Rise Time vs. Temp.




Figure 7. Turn-off Fall Time vs. Temp.




Figure 8. Dead Time vs. Temp.




Figure 9. Logic Input High Bias Current vs. Temp.

Typical Characteristics (Continued)




Figure 10. Quiescent V_{DD} Supply Current vs. Temp.




Figure 11. Quiescent V_{BS} Supply Current vs. Temp.




Figure 12. Operating V_{DD} Supply Current vs. Temp.




Figure 13. Operating V_{BS} Supply Current vs. Temp.




Figure 14. V_{DD} UVLO+ vs. Temp.




Figure 15. V_{DD} UVLO- vs. Temp.

Typical Characteristics (Continued)




Figure 16. V_{BS} UVLO+ vs. Temp.




Figure 17. V_{BS} UVLO- vs. Temp.




Figure 18. High-Level Output Voltage vs. Temp.




Figure 19. Low-Level Output Voltage vs. Temp.




Figure 20. Logic High Input Voltage vs. Temp.




Figure 21. Logic Low Input Voltage vs. Temp.

Typical Characteristics (Continued)




Figure 22. Allowable Negative V_S Voltage vs. Temp.

Application Information

1. Protection Function

1.1 Under-Voltage Lockout (UVLO)

The high- and low-side drivers include under-voltage lockout (UVLO) protection circuitry for each channel that monitors the supply voltage (V_{DD}) and bootstrap capacitor voltage (V_{BS}) independently. It can be designed to prevent malfunction when V_{DD} and V_{BS} are lower than the specified threshold voltage. The UVLO hysteresis prevent chattering during power supply transitions.

1.2 Shoot-Through Prevention Function

The shoot-through prevention circuitry monitors the high- and low-side control inputs. It can be designed to prevent outputs of high and low side from turning on at same time, as shown Figure 23 and 24.

2. Switching Time Diagram




Figure 25. Switching Time Definition




Figure 23. Waveforms for Shoot-Through Prevention








Figure 24. Waveforms for Shoot-Through Prevention


Physical Dimensions



LAND PATTERN RECOMMENDATION



OPTION A - BEVEL EDGE



NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA, ISSUE C,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X175-8M.
- E) DRAWING FILENAME: M08AREV13




Figure 26. 8-Lead Small Outline Package (SOP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- | | | | |
|---|--|---|---|
| ACEx [®] | FPS [™] | PDP SPM [™] | The Power Franchise [®] |
| Build it Now [™] | F-PFS [™] | Power-SPM [™] |  |
| CorePLUS [™] | FRFET [®] | PowerTrench [®] | TinyBoost [™] |
| CorePOWER [™] | Global Power Resource SM | Program mable Active Droop [™] | TinyBuck [™] |
| CROSSVOLT [™] | Green FPS [™] | QFET [®] | TinyLogic [®] |
| CTL [™] | Green FPS [™] e-Series [™] | QS [™] | TINYOPTO [™] |
| Current Transfer Logic [™] | GTO [™] | Quiet Series [™] | TinyPower [™] |
| EcoSPARK [®] | IntelliMAX [™] | RapidConfigure [™] | TinyPWM [™] |
| EfficientMax [™] | ISOPLANAR [™] | Saving our world, 1mW at a time [™] | TinyWire [™] |
| EZSWITCH [™] * | MegaBuck [™] | SmartMax [™] | μSerDes [™] |
|  | MICROCOUPLER [™] | SMART START [™] |  |
|  | MicroFET [™] | SPM [®] | UHC [®] |
| Fairchild [®] | MicroPak [™] | STEALTH [™] | Ultra FRFET [™] |
| Fairchild Semiconductor [®] | MillerDrive [™] | SuperFET [™] | UniFET [™] |
| FACT Quiet Series [™] | MotionMax [™] | SuperSOT [™] -3 | VCX [™] |
| FACT [®] | Motion-SPM [™] | SuperSOT [™] -6 | VisualMax [™] |
| FAST [®] | OPTOLOGIC [®] | SuperSOT [™] -8 | |
| FAST [®] | OPTOPLANAR [®] | SupreMOS [™] | |
| FastvCore [™] | | SyncFET [™] | |
| FlashWriter [®] * | |  | |

* EZSWITCH[™] and FlashWriter[®] are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I34