



June 2007
UniFET™

FDD6N50F / FDU6N50F

N-Channel MOSFET

500V, 5.5A, 1.15Ω

Features




- $R_{DS(on)} = 1.0\Omega$ (Typ.) @ $V_{GS} = 10V, I_D = 2.75A$
- Low gate charge (Typ. 15nC)
- Low C_{rss} (Typ. 6.3pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- RoHS compliant



Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advance technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficient switched mode power supplies and active power factor correction.



MOSFET Maximum Ratings $T_C = 25^\circ C$ unless otherwise noted*

Symbol	Parameter	Ratings	Units
V_{DSS}	Drain to Source Voltage	500	V
V_{GSS}	Gate to Source Voltage	±30	V
I_D	Drain Current	-Continuous ($T_C = 25^\circ C$)	5.5
		-Continuous ($T_C = 100^\circ C$)	2.4
I_{DM}	Drain Current	- Pulsed (Note 1)	22
E_{AS}	Single Pulsed Avalanche Energy	(Note 2)	270
I_{AR}	Avalanche Current	(Note 1)	5.5
E_{AR}	Repetitive Avalanche Energy	(Note 1)	8.9
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5
P_D	Power Dissipation	($T_C = 25^\circ C$)	89
		- Derate above $25^\circ C$	0.71
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ C$
T_L	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds	300	$^\circ C$

Thermal Characteristics

Symbol	Parameter	Ratings	Units
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.4	$^\circ C/W$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	83	

*When mounted on the minimum pad size recommended (PCB Mount)

FDD6N50F / FDU6N50F N-Channel MOSFET



Package Marking and Ordering Information $T_C = 25^\circ\text{C}$ unless otherwise noted

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD6N50F	FDD6N50FTM	D-PAK	380mm	16mm	2500
FDD6N50F	FDD6N50FTF	D-PAK	380mm	16mm	2000
FDU6N50F	FDU6N50FTU	I-PAK	-	-	70

Electrical Characteristics

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
--------	-----------	-----------------	------	------	------	-------

Off Characteristics

BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250\mu\text{A}, V_{GS} = 0\text{V}, T_J = 25^\circ\text{C}$	500	-	-	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu\text{A}$, Referenced to 25°C	-	0.15	-	V/ $^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 500\text{V}, V_{GS} = 0\text{V}$	-	-	10	μA
		$V_{DS} = 400\text{V}, T_C = 125^\circ\text{C}$	-	-	100	
I_{GSS}	Gate to Body Leakage Current	$V_{GS} = \pm 30\text{V}, V_{DS} = 0\text{V}$	-	-	± 100	nA

On Characteristics

$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	3.0	-	5.0	V
$R_{DS(on)}$	Static Drain to Source On Resistance	$V_{GS} = 10\text{V}, I_D = 2.75\text{A}$	-	1.0	1.15	Ω
g_{FS}	Forward Transconductance	$V_{DS} = 40\text{V}, I_D = 2.75\text{A}$ (Note 4)	-	4.3	-	S

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 25\text{V}, V_{GS} = 0\text{V}$ $f = 1\text{MHz}$	-	720	960	pF
C_{oss}	Output Capacitance		-	85	115	pF
C_{riss}	Reverse Transfer Capacitance		-	6.3	9.5	pF
$Q_{g(tot)}$	Total Gate Charge at 10V	$V_{DS} = 400\text{V}, I_D = 6\text{A}$ $V_{GS} = 10\text{V}$	-	15	19.8	nC
Q_{gs}	Gate to Source Gate Charge		-	4.4	-	nC
Q_{gd}	Gate to Drain "Miller" Charge		(Note 4, 5)	-	6.1	-

Switching Characteristics

$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 250\text{V}, I_D = 6\text{A}$ $R_G = 25\Omega$	-	17	44	ns
t_r	Turn-On Rise Time		-	28.3	66.6	ns
$t_{d(off)}$	Turn-Off Delay Time		-	33.4	76.7	ns
t_f	Turn-Off Fall Time		(Note 4, 5)	-	20.5	51

Drain-Source Diode Characteristics

I_S	Maximum Continuous Drain to Source Diode Forward Current	-	-	5.5	A	
I_{SM}	Maximum Pulsed Drain to Source Diode Forward Current	-	-	22	A	
V_{SD}	Drain to Source Diode Forward Voltage	$V_{GS} = 0\text{V}, I_{SD} = 5.5\text{A}$	-	-	1.5	V
t_{rr}	Reverse Recovery Time	$V_{GS} = 0\text{V}, I_{SD} = 5.5\text{A}$ $di_F/dt = 100\text{A}/\mu\text{s}$	-	85	-	ns
Q_{rr}	Reverse Recovery Charge		(Note 4)	-	0.15	-

Notes:

- 1: Repetitive Rating: Pulse width limited by maximum junction temperature
- 2: $L = 16\text{mH}, I_{AS} = 5.5\text{A}, V_{DD} = 50\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$
- 3: $I_{SD} \leq 5.5\text{A}, di/dt \leq 200\text{A}/\mu\text{s}, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
- 4: Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
- 5: Essentially Independent of Operating Temperature Typical Characteristics

Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics



Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. Maximum Safe Operating Area




Figure 9. Maximum Drain Current vs. Case Temperature







Figure 10. Transient Thermal Response Curve




Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms





Peak Diode Recovery dv/dt Test Circuit & Waveforms






Mechanical Dimensions

D-PAK



LAND PATTERN RECOMMENDATION




- NOTES: UNLESS OTHERWISE SPECIFIED
- A) ALL DIMENSIONS ARE IN MILLIMETERS.
 - B) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA & AB, DATED NOV. 1999.
 - C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
 - D) HEAT SINK TOP EDGE COULD BE IN CHAMFERED CORNERS OR EDGE PROTRUSION.
 - E) DIMENSIONS L3,D,E1&D1 TABLE:
- | | OPTION AA | OPTION AB |
|----|-----------|-----------|
| L3 | 0.89-1.27 | 1.52-2.03 |
| D | 5.97-6.22 | 5.33-5.59 |
| E1 | 4.32 MIN | 3.81 MIN |
| D1 | 5.21 MIN | 4.57 MIN |
- F) PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL.

Dimensions in Millimeters

Mechanical Dimensions

I-PAK



Dimensions in Millimeters



TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx®	Green FPS™ e-Series™	POWEREDGE®	SuperSOT™-8
Build it Now™	GOT™	Power-SPM™	SyncFET™
CorePLUS™	i-Lo™	PowerTrench®	The Power Franchise®
CROSSVOLT™	IntelliMAX™	Programmable Active Droop™	⏻™
CTL™	ISOPLANAR™	QFET®	TinyBoost™
Current Transfer Logic™	MegaBuck™	QS™	TinyBuck™
EcoSPARK®	MICROCOUPLER™	QT Optoelectronics™	TinyLogic®
FACT Quiet Series™	MicroFET™	Quiet Series™	TINYOPTO™
FACT®	MicroPak™	RapidConfigure™	TinyPower™
FAST®	Motion-SPM™	SMART START™	TinyPWM™
FastvCore™	OPTOLOGIC®	SPM®	TinyWire™
FPS™	OPTOPLANAR®	STEALTH™	μSerDes™
FRFET®	PDP-SPM™	SuperFET™	UHC®
Global Power Resource SM	Power220®	SuperSOT™-3	UniFET™
Green FPS™	Power247®	SuperSOT™-6	VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I29