

May 2006

FDFMA3N109

Integrated N-Channel PowerTrench® MOSFET and Schottky Diode

General Description

This device is designed specifically as a single package solution for a boost topology in cellular handset and other ultra-portable applications. It features a MOSFET with low input capacitance, total gate charge and onstate resistance, and an independently connected schottky diode with low forward voltage and reverse leakage current to maximize boost efficiency.


The MicroFET 2x2 package offers exceptional thermal performance for its physical size and is well suited to switching and linear mode applications.


Features MOSFET:

• 2.9 A, 30 V $R_{DS(ON)} = 123 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$ $R_{DS(ON)} = 140 \text{ m}\Omega$ @ $V_{GS} = 3.0 \text{ V}$ $R_{DS(ON)} = 163 \text{ m}\Omega$ @ $V_{GS} = 2.5 \text{ V}$

Schottky:

- V_F < 0.46 V @ 500mA
- Low profile 0.8 mm maximum in the new package MicroFET 2x2 mm
- RoHS Compliant





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V _{DS}	Drain-Source Voltage		30	V	
V _{GS}	Gate-Source Voltage		±12	V	
I _D	Drain Current – Continuous (T _C = 25°C, V _{GS} = 4.5V)		2.9		
	- Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 2.5V$)		2.7	A	
	- Pulsed	10			
P _D	Power Dissipation for Single Operation (Note 1a)		1.5	10/	
	Power Dissipation for Single Operation (Note 1b)		0.65	W	
T_J , T_{STG}	Operating and Storage Temperature		-55 to +150	°C	
V_{RRM}	Schottky Repetitive Peak Reverse Voltage		28	V	
Io	Schottky Average Forward Current		1	Α	

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	83	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	193	°C/W
R _{0JA}	Thermal Resistance, Junction-to-Ambient	(Note 1c)	101	C/VV
Rala	Thermal Resistance, Junction-to-Ambient	(Note 1d)	228	

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
109	FDFMA3N109	7"	8mm	3000 units


Symbol	Parameter	Test Cond	ditions	Min	Тур	Max	Units
Off Char	acteristics	1		ı			1
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_D = 3$	250 μΑ	30			V
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referen			25		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS}$	= 0 V			1	μΑ
I _{GSS}	Gate-Body Leakage Current	$V_{GS} = \pm 12 \text{ V}, V_{DS}$	= 0 V			±10	μА
On Chara	acteristics	•					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, \qquad I_{D} = 3$	250 μΑ	0.4	1.0	1.5	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referen			-3		mV/°C
•		$V_{GS} = 4.5V, I_D = 2.9A$	4		75	123	
		$V_{GS} = 3.0V, I_D = 2.7R$	4		84	140	
R _{DS(on)}	Static Drain-Source	$V_{GS} = 2.5V, I_D = 2.5R$		1	92	163	mΩ
· •D3(011)	On–Resistance	$V_{GS} = 4.5V, I_D = 2.9A$			95	166	
		$V_{GS} = 3.0V$, $I_D = 2.7A$, $T_C = 150^{\circ}C$		1	138	203	_
D	Ob a manufaction	$V_{GS} = 2.5V, I_D = 2.5A$	A, I _C = 150 °C		150	268	
C _{iss}	Characteristics Input Capacitance	V _{DS} = 15 V, V _{GS}	0.1/	1	190	220	pF
Coss	Output Capacitance	f = 1.0 MHz	= U V,		30	40	рF
C _{rss}	' '	1 = 1.0 WILIZ				30	<u> </u>
R _G	Reverse Transfer Capacitance Gate Resistance	$V_{GS} = 0 V, f = 1$.0 MHz	+	20 4.6	30	pF Ω
		1 63 6 1,					32
t _{d(on)}	g Characteristics (Note 2) Turn-On Delay Time	$V_{DD} = 15 \text{ V}, I_{D} = 10 \text{ V}$	1 A.	1	6	12	ns
t _r	Turn-On Rise Time	$V_{GS} = 4.5 \text{ V}, R_{GEN}$			8	16	ns
t _{d(off)}	Turn-Off Delay Time	-			12	21	ns
t _f	Turn-Off Fall Time	-			2	4	ns
Q _g	Total Gate Charge	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 3$	2.9 A,		2.4	3.0	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 4.5 V			0.35	0.0	nC
Q _{gd}	Gate-Drain Charge				0.75		nC
	ource Diode Characteristics	and Maximum P	atings			l	<u> </u>
I _s	Maximum Continuous Drain-Source					2.9	Α
V _{SD}	Drain-Source Diode Forward	I _S = 2.0 A			0.9	1.2	.,
	Voltage	I _S = 1.1 A			0.8	1.2	V
t _{rr}	Diode Reverse Recovery Time	I _F = 2.9 A,			10		ns
Q _{rr}	Diode Reverse Recovery Charge	$dI_F/dt = 100 A/\mu s$			2		nC
Schottky	Diode Characteristics						
I _R	Reverse Leakage		T _J = 25°C		10	100	μΑ
יא	Neverse Estatage		$T_J = 85^{\circ}C$		0.07	4.7	mA
V_{F}	Forward Voltage		$T_J = 25^{\circ}C$	-	0.50	0.57	V
	-		$T_J = 85^{\circ}C$	1	0.49	0.60	
V_{F}	Forward Voltage		$T_J = 25$ °C $T_J = 85$ °C		0.40	0.46	V

Electrical Characteristics

 $T_A = 25$ °C unless otherwise noted

Notes:

- 1. R_{0JA} is determined with the device mounted on a 1 in² oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0JC} is guaranteed by design while R_{0JA} is determined by the user's board design.
 - (a) MOSFET $R_{\theta JA} = 83^{\circ} CW$ when mounted on a $1 in^2$ pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB
 - **(b)** MOSFET R_{0JA} = 193°C/W when mounted on a minimum pad of 2 oz copper
 - (c) Schottky $R_{B,IA} = 101^{\circ}$ C/W when mounted on a $1in^2$ pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB
 - (d) Schottky $R_{\theta,JA} = 228^{\circ}$ C/W when mounted on a minimum pad of 2 oz copper



Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300μ s, Duty Cycle < 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Schottky Diode Forward Voltage.

Figure 10. Schottky Diode Reverse Current.







Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.







BOTTOM VIEW

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-229, VARIATION VCCC, DATED 11/2001
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP06JrevB

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	ISOPLANAR™	PowerEdge™	SuperFET™
ActiveArray™	FASTr™	LittleFET™	PowerSaver™	SuperSOT™-3
Bottomless™	FPS™	MICROCOUPLER™	PowerTrench [®]	SuperSOT™-6
Build it Now™	FRFET™	MicroFET™	QFET [®]	SuperSOT™-8
CoolFET™	GlobalOptoisolator™	MicroPak™	QS™	SyncFET™
CROSSVOLT™	GTO™	MICROWIRE™	QT Optoelectronics™	TCM™
DOME™	HiSeC™	MSX™	Quiet Series™	TinyLogic [®]
EcoSPARK™	I ² C™	MSXPro™	RapidConfigure™	TINYOPTO™
E ² CMOS™	i-Lo™	OCX^{TM}	RapidConnect™	TruTranslation™
EnSigna™	ImpliedDisconnect™	OCXPro™	μSerDes™	UHC™
FACT™	IntelliMAX™	OPTOLOGIC [®]	ScalarPump™	UniFET™
FACT Quiet Series	TM	OPTOPLANAR™	SILENT SWITCHER®	UltraFET [®]
Across the board. Around the world.™		PACMAN™	SMART START™	VCX™
The Power Franchise®		POP™	SPM™	Wire™
Programmable Active Droop™		Power247™	Stealth™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.