

December 2006

# FDMA1025P

# **Dual P-Channel PowerTrench® MOSFET**

-20V, -3.1A, 105mΩ

#### **Features**

- Max  $r_{DS(on)} = 155m\Omega$  at  $V_{GS} = -4.5V$ ,  $I_{D} = -3.1A$
- Max  $r_{DS(on)} = 220 \text{m}\Omega$  at  $V_{GS} = -2.5 \text{V}$ ,  $I_D = -2.3 \text{A}$
- Low profile 0.8mm maximum in the new package MicroFET 2X2 mm<sup>4</sup>
- RoHS Compliant



## **General Description**

This device is designed specifically as a single package solution for the battery charge switch in cellular handset and other ultraportable applications. It features two independent P-Channel MOSFETs with low on-state resistance for minimum conduction losses. When connected in the typical common source configuration, bi-directional current flow is possible.

The MicroFET 2X2 package offers exceptional thermal performance for its physical size and well suited to linear mode applications.

# **Application**

■ DC - DC Conversion





PIN<sub>1</sub>

S1 1 6 D1
G1 2 5 G2
D2 3 4 S2

MicroFET 2X2

# MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

| Symbol                            | Parameter  |           | Ratings     | Units |
|-----------------------------------|--|-----------|-------------|-------|
| V <sub>DS</sub>                   | Drain to Source Voltage                          |           | -20         | V     |
| V <sub>GS</sub>                   | Gate to Source Voltage                           |           | ±12         | V     |
|                                   | Drain Current -Continuous                        | (Note 1a) | -3.1        |       |
| ID                                | -Pulsed  |           | -66         | Α     |
| Б                                 | Power Dissipation for Single Operation           | (Note 1a) | 1.4         | 10/   |
| $P_{D}$                           | Power Dissipation                                | (Note 1b) | 0.7         | W     |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Junction Temperature Range |           | -55 to +150 | °C    |

#### **Thermal Characteristics**

| $R_{\theta JA}$ | Thermal Resistance Single Operation, Junction to Ambient | (Note 1a) | 86  |      |
|-----------------|--|-----------|-----|------|
| $R_{\theta JA}$ | Thermal Resistance Single Operation, Junction to Ambient | (Note 1b) | 173 | °C/W |
| $R_{\theta JA}$ | Thermal Resistance Dual Operation, Junction to Ambient   |           | 69  | C/VV |
| $R_{\theta JA}$ | Thermal Resistance Dual Operation, Junction to Ambient   |           | 151 |      |

### Package Marking and Ordering Information

| Device Marking | Device    | Package | Reel Size | Tape Width | Quantity   |
|----------------|-----------|---------|-----------|------------|------------|
| 025            | FDMA1025P | MLP2X2  | 7"        | 8mm        | 3000 units |

# Electrical Characteristics T<sub>J</sub> = 25°C unless otherwise noted

| Symbol                                 | Parameter                                    | Test Conditions                             |                        | Min | Тур | Max  | Units |
|--|--|---|------------------------|-----|-----|------|-------|
| Off Chara                              | acteristics                                  |   |                        |     |     |      |       |
| BV <sub>DSS</sub>                      | Drain to Source Breakdown Voltage            | $I_D = -250 \mu A, V$                       | <sub>GS</sub> = 0V     | -20 |     |      | V     |
| $\frac{\Delta BV_{DSS}}{\Delta T_{J}}$ | Breakdown Voltage Temperature<br>Coefficient | I <sub>D</sub> = –250μA, referenced to 25°C |                        |     | 14  |      | mV/°C |
|  | Zana Cata Valtana Duain Comunit              | $V_{DS} = -16V$ ,                           |                        |     |     | -1   | _     |
| I <sub>DSS</sub>                       | Zero Gate Voltage Drain Current              | $V_{GS} = 0V$                               | T <sub>J</sub> = 125°C |     |     | -100 | μА    |
| I <sub>GSS</sub>                       | Gate to Source Leakage Current               | $V_{GS} = \pm 12V, V_{DS} = 0V$             |                        |     |     | ±100 | nA    |

#### On Characteristics

| V <sub>GS(th)</sub>                    | Gate to Source Threshold Voltage                            | $V_{GS} = V_{DS}, I_{D} = -250 \mu A$             | -0.4 | -0.9 | -1.5 | V     |
|--|---|---|------|------|------|-------|
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ | Gate to Source Threshold Voltage<br>Temperature Coefficient | $I_D$ = -250 $\mu$ A, referenced to 25°C          |      | -3.8 |      | mV/°C |
|  |   | $V_{GS} = -4.5V$ , $I_{D} = -3.1A$                |      | 88   | 155  |       |
| r <sub>DS(on)</sub>                    | Drain to Source On Resistance                               | $V_{GS} = -2.5V$ , $I_{D} = -2.3A$                |      | 144  | 220  | mΩ    |
| , ,                                    |   | $V_{GS} = -4.5V$ , $I_D = -3.1A$ , $T_J = 125$ °C |      | 121  | 220  |       |
| g <sub>FS</sub>                        | Forward Transconductance                                    | $V_{DS} = -5V, I_{D} = -3.1A$                     |      | 6.2  |      | S     |

### **Dynamic Characteristics**

| C <sub>iss</sub> | Input Capacitance            | \\ - 40\\ \\ - 0\\  | 340 | 450 | pF |
|------------------|------------------------------|---|-----|-----|----|
| C <sub>oss</sub> | Output Capacitance           | V <sub>DS</sub> = –10V, V <sub>GS</sub> = 0V,<br>f = 1MHz | 80  | 105 | pF |
| C <sub>rss</sub> | Reverse Transfer Capacitance | T - TIVILIZ   | 45  | 70  | pF |

## **Switching Characteristics**

| t <sub>d(on)</sub>  | Turn-On Delay Time            |   |   | 5  | 10  | ns |
|---------------------|-------------------------------|---|---|----|-----|----|
| t <sub>r</sub>      | Rise Time                     | $V_{DD} = -10V$ , $I_{D} = -3.1A$<br>$V_{GS} = -4.5V$ , $R_{GEN} = 6\Omega$ | 1 | 4  | 26  | ns |
| t <sub>d(off)</sub> | Turn-Off Delay Time           | V <sub>GS</sub> = -4.5V, K <sub>GEN</sub> = 052                             | 1 | 3  | 24  | ns |
| t <sub>f</sub>      | Fall Time                     |   |   | 8  | 16  | ns |
| $Q_{g(TOT)}$        | Total Gate Charge at 4.5V     | $V_{GS} = 0V \text{ to } -4.5V$ $V_{DD} = -10V$                             | 3 | .4 | 4.8 | nC |
| Q <sub>gs</sub>     | Gate to Source Gate Charge    | I <sub>D</sub> = -3.1A  | 0 | .8 |     | nC |
| $Q_{gd}$            | Gate to Drain "Miller" Charge |   | 1 | .0 |     | nC |

### **Drain-Source Diode Characteristics**

| $V_{SD}$        | Source to Drain Diode Forward Voltage | $V_{GS} = 0V, I_S = -1.1A$ (Note 2)     | -0.8 | -1.2 | V  |
|-----------------|---------------------------------------|---|------|------|----|
| t <sub>rr</sub> | Reverse Recovery Time                 | I <sub>F</sub> = -3.1A, di/dt = 100A/μs | 17   | 26   | ns |
| Q <sub>rr</sub> | Reverse Recovery Charge               | 1F = -3.1A, αναι = 100Ανμs              | 10   | 15   | nC |



a.  $86^{\circ}\text{C/W}$  when mounted on a  $1\text{in}^2$  pad of 2 oz copper.



b. 173°C/W when mounted on a minimum pad.

2: Pulse Test: Pulse Width <  $300\mu$ s, Duty cycle < 2.0%.

<sup>1:</sup> R<sub>0,JA</sub> is determined with the device mounted on a 1 in<sup>2</sup> oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0,JC</sub> is guaranteed by design while R<sub>0,JA</sub> is determined by the user's board design.

(a)R<sub>0,JA</sub> =86°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper, 1.5'x1.5'x0.062' thick PCB.

(b)R<sub>0,JA</sub> =773°C/W when mounted on a minimum pad of 2 oz copper.

# **Typical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted





Figure 7. Gate Charge Characteristics



1000

Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Forward Bias Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation







Figure 11. Transient Thermal Response Curve





RECOMMENDED LAND PATTERN



BOTTOM VIEW

# NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-229, VARIATION VCCC, DATED 11/2001
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP06JrevB

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx <sup>TM</sup> ActiveArray <sup>TM</sup> Bottomless <sup>TM</sup> Build it Now <sup>TM</sup> CoolFET <sup>TM</sup> CROSSVOLT <sup>TM</sup> DOME <sup>TM</sup> EcoSPARK <sup>TM</sup> E <sup>2</sup> CMOS <sup>TM</sup> EnSigna <sup>TM</sup> FACT <sup>®</sup> FAST <sup>®</sup> FAST <sup>TM</sup> FPS <sup>TM</sup> FRFET <sup>TM</sup> | FACT Quiet Series <sup>TM</sup> GlobalOptoisolator <sup>TM</sup> GTO <sup>TM</sup> HiSeC <sup>TM</sup> I <sup>2</sup> C <sup>TM</sup> I-Lo <sup>TM</sup> ImpliedDisconnect <sup>TM</sup> IntelliMAX <sup>TM</sup> ISOPLANAR <sup>TM</sup> LittleFET <sup>TM</sup> MICROCOUPLER <sup>TM</sup> MicroFET <sup>TM</sup> MICROWIRE <sup>TM</sup> MSX <sup>TM</sup> | OCXTM OCXProTM OCXProTM OPTOLOGIC® OPTOPLANARTM PACMANTM POPTM Power247TM PowerEdgeTM PowerSaverTM PowerTrench® QFET® QSTM QT OptoelectronicsTM Quiet SeriesTM RapidConfigureTM | SILENT SWITCHER® SMART START™ SPM™ Stealth™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TCM™ TinyBoost™ TinyBoost™ TinyPWM™ TinyPWM™ TinyPower™ TinyLogic® |
|---|---|---|---|
| FKFEI'™   | MSX™<br>MSXPro™   | RapidConfigure™<br>RapidConnect™  | TinyLogic <sup>©</sup><br>TINYOPTO™   |
| Across the board. Aroun The Power Franchise®  | d the world.™   | µSerDes™<br>ScalarPump™   | TruTranslation™<br>UHC®   |

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

Programmable Active Droop™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

UniFET™ UltraFET® **VCXTM** Wire™

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

| Datasheet Identification | Product Status            | Definition  |
|--------------------------|---------------------------|---|
| Advance Information      | Formative or In<br>Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.  |
| Preliminary              | First Production          | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production           | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.   |
| Obsolete                 | Not In Production         | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.   |

Rev. I21