

May 2006

# FDMA2002NZ


# **Dual N-Channel PowerTrench® MOSFET**


### **General Description**

This device is designed specifically as a single package solution for dual switching requirements in cellular handset and other ultra-portable applications. It features two independent N-Channel MOSFETs with low on-state resistance for minimum conduction losses. The MicroFET 2x2 offers exceptional thermal performance for its physical size and is well suited to linear mode applications.

### **Features**

- 2.9 A, 30 V  $R_{DS(ON)} = 123 \text{ m}\Omega$  @  $V_{GS} = 4.5 \text{ V}$   $R_{DS(ON)} = 140 \text{ m}\Omega$  @  $V_{GS} = 3.0 \text{ V}$   $R_{DS(ON)} = 163 \text{ m}\Omega$  @  $V_{GS} = 2.5 \text{ V}$
- Low profile 0.8 mm maximum in the new package MicroFET 2x2 mm
- RoHS Compliant





### Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units		
V <sub>DS</sub>	Drain-Source Voltage	30	V		
V <sub>GS</sub>	Gate-Source Voltage	±12	V		
I <sub>D</sub>	Drain Current – Continuous (T <sub>C</sub> = 25°C, V <sub>GS</sub> = 4.5V	2.9			
	- Continuous ( $T_C = 25$ °C, $V_{GS} = 2.5$ V	2.7	Α		
	- Pulsed	10	.4.5		
$P_D$	Power Dissipation for Single Operation	(Note 1a)	1.5	ATT TO BY	
	Power Dissipation for Single Operation (Note 1b)		0.65	W	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to +150	°C		

## **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	83 (Single Operation)	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	193 (Single Operation)	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1c)	68 (Dual Operation)	] C/VV
R <sub>eJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1d)	145 (Dual Operation)	

Package Marking and Ordering Information

	<u> </u>		<u> </u>		
	Device Marking	Device	Reel Size	Tape width	Quantity
_	002	FDMA2002NZ	7"	8mm	3000 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
Off Char	acteristics	1		ı			
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	30			V	
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		25		mV/°C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μА	
I <sub>GSS</sub>	Gate-Body Leakage Current	$V_{GS} = \pm 12 \text{ V},  V_{DS} = 0 \text{ V}$			±10	μА	
On Char	acteristics						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	0.4	1.0	1.5	V	
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		-3		mV/°C	
		$V_{GS} = 4.5V, I_D = 2.9A$		75	123		
		$V_{GS} = 3.0V, I_D = 2.7A$		84	140		
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = 2.5V, I_D = 2.5A$		92	163	mΩ	
Bo(on)		$V_{GS} = 4.5V$ , $I_D = 2.9A$ , $T_C = 85^{\circ}C$		95	166	66 03	
		$V_{GS} = 3.0V$ , $I_D = 2.7A$ , $T_C = 150$ °C $V_{GS} = 2.5V$ , $I_D = 2.5A$ , $T_C = 150$ °C		138 150	203 268		
Dynamic	Characteristics	VGS = 2.0 V, 10 = 2.0 V, 10 = 100 U		100	200		
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 \text{ V},  V_{GS} = 0 \text{ V},$		190	220	pF	
Coss	Output Capacitance	f = 1.0 MHz		30	40	pF	
C <sub>rss</sub>	Reverse Transfer Capacitance			20	30	pF	
Switchin	g Characteristics (Note 2)		<b></b>				
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		6	12	ns	
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		8	16	ns	
t <sub>d(off)</sub>	Turn-Off Delay Time	1		12	21	ns	
t <sub>f</sub>	Turn–Off Fall Time			2	10	ns	
$Q_g$	Total Gate Charge	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 2.9 \text{ A},$		2.4	3.0	nC	
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 4.5 V		0.35		nC	
Q <sub>gd</sub>	Gate-Drain Charge	]		0.75		nC	
Drain-So	ource Diode Characteristics	and Maximum Ratings					
I <sub>s</sub>	Maximum Continuous Drain-Sourc		1		2.9	Α	
V <sub>SD</sub>	Drain-Source Diode Forward	I <sub>S</sub> = 2.0 A		0.9	1.2	V	
	Voltage	I <sub>S</sub> = 1.1 A		8.0	1.2	٧	
t <sub>rr</sub>	Diode Reverse Recovery Time	$I_F = 2.9 \text{ A},$		10		ns	
$Q_{rr}$	Diode Reverse Recovery Charge	$dI_F/dt = 100 A/\mu s$		2		nC	

# **Electrical Characteristics**


 $T_A = 25$ °C unless otherwise noted

#### Notes:

- 1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.

  (a) R<sub>BJA</sub> = 83°C/W when mounted on a 1in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB

  - (b)  $R_{\theta JA} = 193^{\circ} C/W$  when mounted on a minimum pad of 2 oz copper
  - (c)  $R_{B,A} = 68^{\circ}$ C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB
  - (d) R<sub>0JA</sub> = 145°C/W when mounted on a minimum pad of 2 oz copper



Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width  $< 300 \mu s$ , Duty Cycle < 2.0%

# **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# **Typical Characteristics**







Figure 7. Gate Charge Characteristics.

Figure 8. Capacitance Characteristics.






Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.







Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.







BOTTOM VIEW

## NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-229, VARIATION VCCC, DATED 11/2001
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP06JrevB

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST <sup>®</sup>	ISOPLANAR™	PowerEdge™	SuperFET™
ActiveArray™	FASTr™	LittleFET™	PowerSaver™	SuperSOT™-3
Bottomless™	FPS™	MICROCOUPLER™	PowerTrench <sup>®</sup>	SuperSOT™-6
Build it Now™	FRFET™	MicroFET™	QFET <sup>®</sup>	SuperSOT™-8
CoolFET™	GlobalOptoisolator™	MicroPak™	QS™	SyncFET™
CROSSVOLT™	GTO™	MICROWIRE™	QT Optoelectronics™	TCM™
DOME™	HiSeC™	MSX™	Quiet Series™	TinyLogic <sup>®</sup>
EcoSPARK™	I <sup>2</sup> C™	MSXPro™	RapidConfigure™	TINYOPTO™
E <sup>2</sup> CMOS™	i-Lo™	$OCX^{TM}$	RapidConnect™	TruTranslation™
EnSigna™	ImpliedDisconnect™	OCXPro™	μSerDes™	UHC™
FACT™	IntelliMAX™	OPTOLOGIC <sup>®</sup>	ScalarPump™	UniFET™
FACT Quiet Series™		OPTOPLANAR™	SILENT SWITCHER®	UltraFET <sup>®</sup>
Across the board. Around the world.™		PACMAN™	SMART START™	VCX™
The Power Franchise®		POP™	SPM™	Wire™
Programmable Active Droop™		Power247™	Stealth™	

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.