查询FDMC2523P_07供应商

捷多邦,专业PCB打样工厂,24小时加急出货



January 2007

FAIRCHILL

SEMICONDUCTOR®

FDMC2523P P-Channel QFET[®] -150V, -3A, 1.5Ω

Features

- Max $r_{DS(on)} = 1.5\Omega$ at $V_{GS} = -10V$, $I_D = -1.5A$
- Low Crss (typical 10pF)
- Fast Switching
- Low gate charge (typical 6.2 nC)
- Improved dv / dt capability
- RoHS Compliant




General Description

These P-Channel MOSFET enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as audio amplifier, high efficiency switching DC/DC converters, and DC motor control.

Application

Active Clamp Switch



Power 33

MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DS}	Drain to Source Voltage	-150	V
V _{GS}	Gate to Source Voltage	±30	V
	Drain Current -Continuous T _C = 25°C	-3	
I _D	-Continuous T _C = 100°C	-1.8	А
	-Pulsed	-12	
P _D	Power Dissipation (Steady State) T _C = 25°C	42	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	°C
dv/dt	Peak Diode Recovery dv/dt (Note 2)	-5	V/ns

Thermal Characteristics

R _{θJC}	Thermal Resistance, Junction to Case	(Note 1)	3.0	°C/W
R _{0JA}	Thermal Resistance, Junction to Ambient	(Note 1a)	60	°C/vv


Package Marking and Ordering Information


11: A	Device Marking	Device	Package	Reel Size	Tape Width	Quantity
	FDMC2523P	FDMC2523P	Power 33	7"	8mm	3000 units
A 19 1						

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_{D} = -250 \mu A, V_{GS} = 0 V$	-150			V
∆BV _{DSS}	Breakdown Voltage Temperature	5		400		
ΔT_{J}	Coefficient	$I_D = -250\mu A$, referenced to 25°C		-138		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -150V, V_{GS} = 0V$			-1	μA
.035		T _J = 125°C			-10	•
GSS	Gate to Source Leakage Current	$V_{GS} = \pm 30V, V_{DS} = 0V$			±100	nA
On Chara	cteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	-3	-3.8	-5	V
$\Delta V_{GS(th)}$	Gate to Source Threshold Voltage					1/06
ΔT_J	Temperature Coefficient	$I_D = -250\mu A$, referenced to 25°C		6		mV/°C
	Static Drain to Source On Resistance	$V_{GS} = -10V, I_D = -1.5A$		1.1	1.5	Ω
DS(on)	Static Drain to Source On Resistance	V_{GS} = -10V, I_D = -1.5A , T_J = 125°C		2.0	3.6	
9fs	Forward Transconductance	$V_{DS} = -40V, I_{D} = -1.5A$ (Note 4)		1.4		S
Dvnamic	Characteristics					
C _{iss}	Input Capacitance			200	270	pF
Coss	Output Capacitance	$V_{\rm DS} = -25V, V_{\rm GS} = 0V,$		60	80	pF
C _{rss}	Reverse Transfer Capacitance	f = 1MHz		10	15	pF
R _g	Gate Resistance	f = 1MHz		7.5		Ω
Switching	J Characteristics					
t _{d(on)}	Turn-On Delay Time			15	27	ns
r	Rise Time	[—] V _{DD} = -75V, I _D = -3A — V _{GS} = -10V, R _{GEN} = 25Ω		11	20	ns
d(off)	Turn-Off Delay Time	$V_{GS} = -10V, R_{GEN} = 2322$ (Note 3,4)		19	35	ns
f	Fall Time	(, ,		13	24	ns
ට _g	Total Gate Charge	$V_{GS} = -10V$		6.2	9	nC
ସ _{gs}	Gate to Source Gate Charge	$V_{DD} = -75V$		1.4		nC
Q _{gd}	Gate to Drain "Miller" Charge	I _D = -3A (Note 3,4)		3.3		nC
3-		(1010-0,4)				
Drain-Soເ	Irce Diode Characteristics					
S	Maximum continuous Drain - Source Dic	de Forward Current			-3	А
SM	Maximum Pulse Drain - Source Doide Fo	orward Current			-12	А
V _{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_{S} = -3.0A$		-1.8	-5	V
·rr	Reverse Recovery Time	I _F = -3.0A, di/dt = 100A/μs		93		ns
ୁ ମ _{rr}	Reverse Recovery Charge	(Note 3)		0.27		nC
	m of the junction-to-case and case-to- ambient thermal network by design while $R_{\theta CA}$ is determined by the user's a. 60° C/W when m a 1 in ² pad of 2 oz o	board design.	135°C/W wh	ler mounting ien mounted of 2 oz coppe	on a	e drain pin


00000


- $\begin{array}{ll} \textbf{2:} & I_{SD} \leq \textbf{-3A}, \, dI/dt \leq 300 \text{A/us}, \, V_{DD} \leq B_{VDSS}, \, Starting \, T_J = 25^\circ \text{C} \\ \textbf{3:} & \text{Pulse Test: Pulse Width} < 300 \mu s, \, \text{Duty cycle} < 2.0\%. \\ \textbf{4:} & \text{Essentially independent of operating temperature.} \end{array}$





FDMC2523P P-Channel QFET[®]





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	OCX™	SILENT SWITCHER [®]	UniFET™
ActiveArray™	GlobalOptoisolator™	OCXPro™	SMART START™	VCX™
Bottomless™	GTO™	OPTOLOGIC®	SPM™	Wire™
Build it Now™	HiSeC™	OPTOPLANAR™	Stealth™	
CoolFET™	I ² C™	PACMAN™	SuperFET™	
CROSSVOLT™	<i>i-Lo</i> ™	POP™	SuperSOT™-3	
DOME™	ImpliedDisconnect [™]	Power247™	SuperSOT™-6	
EcoSPARK™	IntelliMAX™	PowerEdge™	SuperSOT™-8	
E ² CMOS™	ISOPLANAR™	PowerSaver™	SyncFET™	
EnSigna™	LittleFET™	PowerTrench [®]	TCM™	
FACT®	MICROCOUPLER™	QFET [®]	TinyBoost™	
FAST [®]	MicroFET™	QS™	TinyBuck™	
FASTr™	MicroPak™	QT Optoelectronics [™]	TinyPWM™	
FPS™	MICROWIRE™	Quiet Series™	TinyPower™	
FRFET™	MSX™	RapidConfigure™	TinyLogic [®]	
	MSXPro™	RapidConnect™	TINYOPTO™	
Across the board. Arour	nd the world.™	µSerDes™	TruTranslation™	
The Power Franchise [®]		ScalarPump™	UHC®	

Programmable Active Droop[™]

DISCLAIMER

DISCLAIMENT FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.