

March 2008

FDMS3662

N-Channel Power Trench[®] MOSFET 100V, 49A, 14.8m Ω

Features

- Max $r_{DS(on)} = 14.8 \text{m}\Omega$ at $V_{GS} = 10 \text{V}$, $I_D = 8.9 \text{A}$
- Advanced Package and Silicon combination for low r_{DS(on)}
- MSL1 robust package design
- 100% UIL Tested
- RoHS Compliant



General Description


This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced Power Trench® process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

Application

■ DC - DC Conversion



Power 56



MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter			Ratings	Units
V _{DS}	Drain to Source Voltage			100	V
V _{GS}	Gate to Source Voltage			±20	V
Dir.	Drain Current -Continuous (Package limited)	T _C = 25°C		49	
I _D	-Continuous (Silicon limited)	T _C = 25°C		57	6074
	-Continuous	T _A = 25°C	(Note 1a)	8.9	Α
	-Pulsed	- L		90	
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	384	mJ
D	Power Dissipation	$T_C = 25^{\circ}C$		104	W
P_D	Power Dissipation	$T_A = 25^{\circ}C$	(Note 1a)	2.5	VV
T _J , T _{STG}	Operating and Storage Junction Temperature R	ange		-55 to +150	°C

Thermal Characteristics

R	9JC	Thermal Resistance, Junction to Case		1.2	°C/W
R	9JA	Thermal Resistance, Junction to Ambient	(Note 1a)	50	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
PDFDMS3662	FDMS3662	Power 56	13"	12mm	3000 units

Electrical Characteristics $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu\text{A}$, referenced to 25°C		74		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{GS} = 0V, V_{DS} = 80V,$			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20V$, $V_{DS} = 0V$			±100	nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu A$	2.5	3.5	4.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 250μA, referenced to 25°C		-10.8		mV/°C
r	Static Drain to Source On Resistance	$V_{GS} = 10V, I_D = 8.9A$		11.4	14.8	mΩ
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = 10V$, $I_D = 8.9A$, $T_J = 125$ °C		19.0	24.7	1115.2
9 _{FS}	Forward Transconductance	$V_{DD} = 10V, I_D = 8.9A$		37		S

Dynamic Characteristics

C _{iss}	Input Capacitance	V 50V V 0V	3470	4620	pF
C _{oss}	Output Capacitance	$V_{DS} = 50V, V_{GS} = 0V,$ $f = 1MHz$	245	325	рF
C _{rss}	Reverse Transfer Capacitance	1 - 11/11/2	110	165	pF
R_g	Gate Resistance	f = 1MHz	1.4		Ω

Switching Characteristics


t _{d(on)}	Turn-On Delay Time		25	40	ns
t _r	Rise Time	$V_{DD} = 50V, I_D = 8.9A,$	15	26	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 10V, R_{GEN} = 6\Omega$	32	52	ns
t _f	Fall Time		6	10	ns
Qg	Total Gate Charge at 10V		54	75	nC
Q _{gs}	Gate to Source Charge	$V_{DD} = 50V,$ $I_{D} = 8.9A$	18		nC
Q_{gd}	Gate to Drain "Miller" Charge	ID = 0.0A	15		nC

Drain-Source Diode Characteristics

V _{SD} Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_S = 8.9A$ (Note 2)		8.0	1.3	V	
V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_S = 2.1A$ (Note 2)		0.7	1.2	
t _{rr}	Reverse Recovery Time	-I _E = 8.9A, di/dt = 100A/μs		45	73	ns
Q _{rr}	Reverse Recovery Charge	T _F = 8.9A, α//αι = 100A/μs		71	115	nC

NOTES:

^{1.} R_{0JA} is determined with the device mounted on a 1in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design.



a. 50°C/W when mounted on a 1 in² pad of 2 oz copper.



b. 125°C/W when mounted on a minimum pad of 2 oz copper.

^{2.} Pulse Test: Pulse Width < 300μs, Duty cycle < 2.0%.

^{3.} Starting T_J = 25°C, L = 3mH, $I_{\mbox{\scriptsize AS}}$ = 16A, $V_{\mbox{\scriptsize DD}}$ = 100V, $V_{\mbox{\scriptsize GS}}$ = 10V

Typical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics T_J = 25°C unless otherwise noted








Figure 13. Transient Thermal Response Curve

Dimensional Outline and Pad Layout









NOTES: UNLESS OTHERWISE SPECIFIED

- ALL DIMENSIONS ARE IN MILLIMETERS.
- B)
- NO JEDEC REFERENCE AS OF FEBRUARY 2006 DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994

PQFN08AREVA





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

ACEx®	FPS TM	PDP-SPM TM	The Power Franchise®
Build it Now™	F-PFS TM	Power-SPM™	p wer franchise
CorePLUS™	FRFET [®]	PowerTrench [®]	
CorePOWER™	Global Power Resource SM	Programmable Active Droop™	TinyBoost™
CROSSVOLT TM	Green FPS™	QFET®	TinyBuck™
CTL™	Green FPS™ e-Series™	QS™	TinyLogic [®]
Current Transfer Logic™	GTO™	Quiet Series™	TINYOPTO™
EcoSPARK [®]	IntelliMAX™	RapidConfigure™	TinyPower™
EfficentMax™	ISOPLANAR™	Saving our world 1mW at a time™	TinyPWM™
EZSWITCH™ *	MegaBuck™	SmartMax™	TinyWire™
EZ , TM	MICROCOUPLER™	SMART START™	μSerDes™
	MicroFET™	SPM [®]	ω
	MicroPak™	STEALTH™	Ser Des
Fairchild [®]	MillerDrive™	SuperFET™	UHC®
Fairchild Semiconductor®	MotionMax™	SuperSOT™-3	Ultra FRFET™
FACT Quiet Series™	Motion-SPM™	SuperSOT™-6	UniFET™
FACT [®]	OPTOLOGIC [®]	SuperSOT™-8	VCXTM
FAST [®]	OPTOPLANAR [®]	SuperMOS™	VisualMax™
FastvCore™	®	SYSTEM ®	
FlashWriter [®] *	<u> </u>	GENERAL	

* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.