

May 2008

## **FDS6982AS**

# Dual Notebook Power Supply N-Channel PowerTrench® SyncFET<sup>™</sup> General Description Features

The FDS6982AS is designed to replace two single SO-8 MOSFETs and Schottky diode in synchronous DC:DC power supplies that provide various peripheral voltages for notebook computers and other battery powered electronic devices. FDS6982AS contains two unique 30V, N-channel, logic level, PowerTrench MOSFETs designed to maximize power conversion efficiency. The high-side switch (Q1) is designed with specific emphasis on reducing switching losses while the low-side switch (Q2) is optimized to reduce conduction losses. Q2 also includes an integrated Schottky diode using Fairchild's monolithic SyncFET technology.

# Q2: Optimized to minimize conduction losses Includes SyncFET Schottky body diode 8.6A, 30V R<sub>DS(on)</sub> max= 13.5mΩ @ V<sub>GS</sub> = 10V

 $R_{DS(on)} \text{ max} = 13.5 \text{ m}\Omega \text{ @ } V_{GS} = 10 \text{ V}$   $R_{DS(on)} \text{ max} = 16.5 \text{ m}\Omega \text{ @ } V_{GS} = 4.5 \text{ V}$ 

- Low gate charge (21nC typical)
- Q1: Optimized for low switching losses


6.3A, 30V  $R_{DS(on)}$  max= 28.0m $\Omega$  @  $V_{GS}$  = 10V  $R_{DS(on)}$  max= 35.0m $\Omega$  @  $V_{GS}$  = 4.5V


#### **Applications**

Notebook









#### Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Q2	Q1	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	±20	V
ID	Drain Current - Continuous	(Note 1a)	8.6	6.3	Α
	- Pulsed		30	20	- 12.11
P <sub>D</sub>	Power Dissipation for Dual Operation			2	W
	Power Dissipation for Single Operation	(Note 1a)	1.6		750.00
		(Note 1b)	1 1 TE 1 TE	LAND W.V	
		(Note 1c)	0	.9	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		–55 to	+150	°C

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W


Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDS6982AS	FDS6982AS	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Cha	racteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown	$V_{GS} = 0 \text{ V}, \qquad I_D = 1 \text{ mA}$	Q2	30			V
∆BV <sub>DSS</sub>	Voltage Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_D = 250 \text{ uA}$ $I_D = 1 \text{ mA}, \text{ Referenced to } 25^{\circ}\text{C}$	Q1 Q2	30	28		mV/°C
$\Delta T_{.1}$	Temperature Coefficient	$I_D = 250 \mu A$ , Referenced to 25 °C	Q1		24		IIIV/ C
DSS	Zero Gate Voltage Drain	$V_{DS} = 24 \text{ V},  V_{GS} = 0 \text{ V}$	Q2			500	μА
	Current		Q1			1	•
GSS	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V},  V_{DS} = 0 \text{ V}$	Q2 Q1			±100	nA
On Cha	racteristics (Note 2)	1			I	ı	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$	Q2	1	1.4	3	V
55()	· ·	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	Q1	1	1.9	3	
$\Delta V_{GS(th)}$	Gate Threshold Voltage	I <sub>D</sub> = 1 mA, Referenced to 25°C	Q2		-3.1		mV/°C
$\DeltaT_J$	Temperature Coefficient	I <sub>D</sub> = 250 uA, Referenced to 25°C	Q1		-4.3		
R <sub>DS(on)</sub>	Static Drain-Source	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 8.6 A	Q2		11	13.5	mΩ
NDS(on)	On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 8.6 \text{ A}, T_J = 125^{\circ}\text{C}$	Q2		16	20.0	1115.2
OII-IX		$V_{GS} = 4.5 \text{ V}, I_D = 7.5 \text{ A}$			13	16.5	
		$V_{GS} = 10 \text{ V}, I_D = 6.3 \text{ A}$	Q1		20	28	
		$V_{GS} = 10 \text{ V}, I_D = 6.3 \text{ A}, T_J = 125^{\circ}\text{C}$			26	33	
		$V_{GS} = 4.5 \text{ V}, I_D = 5.6 \text{ A}$			25	35	Δ.
D(on)	On-State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{DS} = 5 \text{ V}$	Q2 Q1	30 20			Α
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 8.6 A	Q2	20	32		S
<b>9</b> F5	Torward Transconductance	$V_{DS} = 5 \text{ V}, \qquad I_{D} = 6.3 \text{ A}$	Q1		19		
Dvnami	c Characteristics	, == ,			•	•	•
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 10 \text{ V},  V_{GS} = 0 \text{ V},$	Q2		1250		pF
		f = 1.0 MHz	Q1		610		
$C_{oss}$	Output Capacitance		Q2		410		pF
	Davis and Transfer Canaditana	4	Q1		180		
$C_{rss}$	Reverse Transfer Capacitance		Q2 Q1		130 85		pF
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> = 15mV, f = 1.0 MHz	Q2		1.4		Ω
		,	Q1		2.2		
Switchi	ng Characteristics (Note 2	2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 15 \text{ V},  I_{D} = 1 \text{ A},$	Q2		9	18	ns
4	Turn On Diag Time	$V_{GS}$ = 10V, $R_{GEN}$ = 6 $\Omega$	Q1		10	20	
t <sub>r</sub>	Turn-On Rise Time		Q2 Q1		6 7	12 14	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	-	Q2		27	44	ns
	-		Q1		24	39	
t <sub>f</sub>	Turn-Off Fall Time		Q2 Q1		11 3	20 6	ns
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 15 \text{ V},  I_D = 1 \text{ A},$	Q2		12	22	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ = 4.5V, $R_{GEN}$ = 6 $\Omega$	Q1 Q2		12 13	22	ns
			Q1		14	25	
$t_{d(off)}$	Turn-Off Delay Time		Q2		19	34	ns
t <sub>f</sub>	Turn-Off Fall Time	-	Q1 Q2		15 10	27 20	ns
ч			Q2 Q1		5	10	115

#### **Electrical Characteristics** (continued) T<sub>A</sub> = 25°C unless otherwise noted **Symbol Parameter Test Conditions Type** Min Typ Max Units Switching Characteristics (Note 2) Q2 21 30 nC $Q_{g(TOT)}$ Total Gate Charge at Vgs=10V $V_{DS} = 15 \text{ V}, I_{D} = 11.5 \text{A}$ Q1 11 15 $Q_g$ nC Q2 12 16 Total Gate Charge at Vgs=5V $V_{DS} = 15 \text{ V}, I_{D} = 6.3 \text{A}$ Q1 6 9 Q<sub>gs</sub> Q2 nC 3.1 Gate-Source Charge Q1 1.8 $Q_{gd}$ Q2 3.6 nC Gate-Drain Charge Q1 2.4 **Drain-Source Diode Characteristics and Maximum Ratings** Maximum Continuous Drain-Source Diode Forward Current Q2 3.0 Α Q1 1.3 Q2 T<sub>rr</sub> Reverse Recovery Time $I_F = 11.5 A$ 19 ns $d_{iF}/d_t = 300 \text{ A/}\mu\text{s}$ (Note 3) Qrr Reverse Recovery Charge 12 nC T<sub>rr</sub> Q1 Reverse Recovery Time $I_F = 6.3 A,$ 20 ns $d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ Q<sub>rr</sub> (Note 3) 9 Reverse Recovery Charge nC $V_{SD}$ Drain-Source Diode Forward $V_{GS} = 0 \text{ V}, I_{S} = 3 \text{ A}$ Q2 0.5 0.7 ٧ (Note 2) 0.6 $V_{GS} = 0 \text{ V}, I_S = 6 \text{ A}$ $V_{GS} = 0 \text{ V}, I_S = 1.3 \text{ A}$ Voltage Q2 1.0 (Note 2)

1. R<sub>0,JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta,IC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



78°C/W when mounted on a 0.5in<sup>2</sup> pad of 2



125°C/W when mounted on a 0.02 in<sup>2</sup> pad of 2 oz copper



Q1

(Note 2)

135°C/W when mounted on a minimum pad.

1.2

8.0

Scale 1:1 on letter size paper

- 2. Pulse Test: Pulse Width <  $300\mu$ s, Duty Cycle < 2.0%
- 3. See "SyncFET Schottky body diode characteristics" below.

#### Typical Characteristics: Q2




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

#### Typical Characteristics: Q2






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

#### **Typical Characteristics Q1**




Figure 12. On-Region Characteristics.




Figure 14. On-Resistance Variation with Temperature.




Figure 16. Transfer Characteristics.




Figure 13. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 15. On-Resistance Variation with Gate-to-Source Voltage.





Figure 17. Body Diode Forward Voltage Variation with Source Current and Temperature.

#### Typical Characteristics Q1







Figure 18. Gate Charge Characteristics.








Figure 20. Maximum Safe Operating Area.

Figure 21. Single Pulse Maximum Power Dissipation.




Figure 22. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

#### Typical Characteristics (continued)

# SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. **Figure 23** shows the reverse recovery characteristic of the FDS6982AS.




Figure 23. FDS6982AS SyncFET body diode reverse recovery characteristic.

Time: 10nS/DIV

For comparison purposes, **Figure 24** shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDS6982).




Figure 24. Non-SyncFET (FDS6982) body diode reverse recovery characteristic.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.





Figure 25. SyncFET body diode reverse leakage versus drain-source voltage and temperature


### **Typical Characteristics**



BV<sub>DSS</sub>
V<sub>DS</sub>
V<sub>DD</sub>
V<sub>DD</sub>

Figure 26. Unclamped Inductive Load Test Circuit

Figure 27. Unclamped Inductive Waveforms







Figure 28. Gate Charge Test Circuit

Figure 29. Gate Charge Waveform






Figure 30. Switching Time Test Circuit

Figure 31. Switching Time Waveforms





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

**ACEx®** FPS™ The Power Franchise® F-PFS™ Power-SPM™ Build it Now™ puwer CorePLUS™ FRFET® PowerTrench® CorePOWER™ Global Power Resource<sup>SM</sup> Programmable Active Droop™ TinyBoost™  $CROSSVOLT^{TM}$ Green FPS™ **QFET®** TinyBuck™  $\mathsf{TinyLogic}^{\mathbb{R}}$ CTL™ Green FPS™ e-Series™ QS<sup>TM</sup> TINYOPTO™ GTO™ Quiet Series™ Current Transfer Logic™ TinyPower™ EcoSPARK® IntelliMAX™ RapidConfigure™ TinyPWM™ EfficentMax™ ISOPLANAR™ Saving our world 1mW at a time™ EZSWITCH™ \* SmartMax™ TinyWire™ MegaBuck™ µSerDes™ MICROCOUPLER™ SMART START™ SPM<sup>®</sup> MicroFET™ MicroPak™ STEALTH™ airchild<sup>®</sup> MillerDrive™ SuperFET™ Fairchild Semiconductor® MotionMax™ SuperSOT™-3 Ultra FRFET™ Motion-SPM™ FACT Quiet Series™ SuperSOT™-6 UniFET™ OPTOLOGIC® SuperSOT™-8 VCX™ FACT<sup>®</sup> SuperMOS™ FAST<sup>®</sup> OPTOPLANAR® VisualMax™ FastvCore™ SYSTEM ® FlashWriter® \*

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which,

   (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.