

May 2007

FDS8984

N-Channel PowerTrench® MOSFET

30V, **7A**, **23m**Ω


General Description


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{DS(ON)}$ and fast switching speed.

Features

- Max $r_{DS(on)}$ = 23m Ω , V_{GS} = 10V, I_D = 7A
- Max $r_{DS(on)} = 30m\Omega$, $V_{GS} = 4.5V$, $I_D = 6A$
- Low gate charge
- 100% R_G tested
- RoHS Compliant







MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DS}	Drain to Source Voltage		30	V
V_{GS}	Gate to Source Voltage		±20	V
	Drain Current Continuous (N	lote 1a)	7	Α
'D	Pulsed		30	Α
E _{AS}	Single Pulse Avalache Energy (N	lote 2)	32	mJ
D	Power Dissipation for Single Operation		1.6	W
P_{D}	Derate above 25°C		13	mW/°C
T _J , T _{STG}	Operating and Storage Temperature		-55 to 150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDS8984	FDS8984	SO-8	330mm	12mm	2500 units

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
Off Characteristics							
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30			V	
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I _D = 250μA, referenced to 25°C		23		mV/°C	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24V V _{GS} = 0V			1 250	μА	
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$			±100	nA	

On Characteristics (Note 3)

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.2	1.7	2.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C		- 4.3		mV/°C
	Drain to Source On Resistance	$V_{GS} = 10V, I_D = 7A$		19	23	
race		$V_{GS} = 4.5V, I_D = 6A$		24	30	mΩ
r _{DS(on)}		$V_{GS} = 10V, I_D = 7A,$ $T_J = 125^{\circ}C$		26	32	1115.2

Dynamic Characteristics

C _{iss}	Input Capacitance	\\ -45\\\\ -0\\	475	635	pF
Coss	Output Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$ f = 1.0MHz	100	135	pF
C _{rss}	Reverse Transfer Capacitance	1 - 1.000112	65	100	pF
R_G	Gate Resistance	f = 1MHz	0.9	1.6	Ω


Switching Characteristics (Note 3)

t _{d(on)}	Turn-On Delay Time		5	10	ns
t _r	Rise Time	V _{DD} = 15V, I _D = 7A	9	18	ns
t _{d(off)}	Turn-Off Delay Time	V_{GS} = 10V, R_{GS} = 33 Ω	42	68	ns
t _f	Fall Time		21	34	ns
Qg	Total Gate Charge	$V_{DS} = 15V, V_{GS} = 10V,$ $I_{D} = 7A$	9.2	13	nC
Q_g	Total Gate Charge	V _{DS} = 15V, V _{GS} = 5V,	5.0	7	nC
Q_{gs}	Gate to Source Gate Charge	I _D = 7A	1.5		nC
Q _{gd}	Gate to Drain "Miller" Charge		2.0		nC

Drain-Source Diode Characteristics

V	Source to Drain Diode Voltage	I _{SD} = 7A	0.9	1.25	V
V _{SD} Source to Drain Diode Voltage		I _{SD} = 2.1A	0.8	1.0	V
t _{rr}	Diode Reverse Recovery Time	$I_F = 7A$, di/dt = 100A/ μ s		33	ns
Q _{rr}	Diode Reverse Recovery Charge			20	nC

1: R_{0,IA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0,IC} is guaranteed by design while R_{0,CA} is determined by the user's board design.



a) 78°C/W when mounted on a 0.5in² pad of 2 oz copper



လုပ္*မွ* b) 125°C/W when mounted on a 0.02 in^2 pad of oz copper



c) 135°C/W when mounted on a mounted on a minimun pad

Scale 1:1 on letter size paper

- 2: Starting T $_J$ = 25°C, L = 1mH, I $_{AS}$ = 8A, V $_{DD}$ = 27V, V $_{GS}$ = 10V. 3: Pulse Test:Pulse Width <300 μ S, Duty Cycle <2%.







Figure 1. On Region Characteristics



3.0

Figure 2. On-Resistance vs Drain Current and **Gate Voltage**




Figure 3. On Resistance vs Temperature




Figure 4. On-Resistance vs Gate to Source Votlage




Figure 5. Transfer Characteristics







Figure 6. Source to Drain Diode Forward Voltage vs Source Current





Qg, GATE CHARGE(nC)



700

Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs **Ambient Temperature**




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation




Figure 13. Transient Thermal Response Curve





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

HiSeC™ Power-SPM™ TinyBuck™ i-Lo™ PowerTrench® TinyLogic[®] Across the board. Around the world™ Programmable Active Droop™ TINYOPTO™ ActiveArray™ ImpliedDisconnect™ QFET® Bottomless™ IntelliMAX™ TinyPower™ Build it Now™ ISOPLANAR™ QSTM TinyWire™ CoolFET™ MICROCOUPLER™ QT Optoelectronics™ TruTranslation™ CorePLUS™ µSerDes™ MicroPak™ Quiet Series™ $\mathsf{UHC}^{\mathbb{B}}$ $CROSSVOLT^{TM}$ MICROWIRE™ RapidConfigure[™] UniFET™ CTI ™ Motion-SPM™ RapidConnect™ MSX^{TM} VCX™ Current Transfer Logic™ ScalarPump™ DOME™ MSXPro™ SMART START™ Wire™ E²CMOS™ OCX^{TM} SPM[®] EcoSPARK® $\mathsf{OCXPro}^\mathsf{TM}$ STEALTH™ $\mathsf{OPTOLOGIC}^{\mathbb{R}}$ EnSigna™ SuperFET™ FACT Quiet Series™ OPTOPLANAR® SuperSOT™-3 FACT[®] PACMAN™ SuperSOT™-6 FAST[®] PDP-SPM™ SuperSOT™-8 РОР™ FASTr™ SyncFET™ FPS™ Power220® TCMTM Power247® FRFET® The Power Franchise® √ TM GlobalOptoisolator™ PowerEdae™ GTO™ PowerSaver™ TinyBoost™

DISCLAIMER

DISCLAIMEN FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 127