

Preliminary

FM1107

Nonvolatile 3V Dual State Saver



Features

Nonvolatile State Saver

- Logic States Retained in Absence of Power
- Outputs Automatically Restored at Power-up
- Unlimited Number of State Changes
- Max t_{PD} 50ns at 2.7V
- Max Frequency 1 MHz

Low Power Operation

- Supply voltage of 2.7V to 3.6V
- 0.5 μ A Standby Current

Industry Standard Configuration

- Industrial Temperature -40° C to +85° C
- 8-pin “Green”/RoHS SOT-23 Package


Overview

The FM1107 is an innovative FRAM-based device that stores inputs like conventional logic and retains the stored state in the absence of power. This product solves three basic problems in an elegant fashion. First, it provides continuous access to nonvolatile system settings without performing a memory read operation or using dedicated processor I/O pins. Second, it allows the storage of signals that may change frequently and possibly without notice. Third, it allows the nonvolatile storage of a system setting without the system overhead and extra pins of a serial memory.

Functionally, the inputs are stored and passed to the output on the rising edge of the clock CLK. This unique product serves a variety of applications. Here are a few applications:

- Control relays or valves with automatic setting on power-up without processor intervention
- Interface to soft/momentary front-panel switch and indicator lamp. Capture switch settings and drive LEDs without processor intervention
- Replaces jumpers & control signal routing
- Initialize state of I/O card signals
- Eliminate the overhead of serial memory for systems needing only a bit of data

Pin Configuration




Pin Names	Function
D_N	Data In
Q_N	Data Out
EN	Enable
CLK	Clock
VDD	Supply Voltage
VSS	Ground

Ordering Information	
FM1107	Dual State Saver, 8-pin “Green”/RoHS SOT-23



Block Diagram and Truth Table



INPUTS			OUTPUT Q _n
EN	CLK	D _n	
H	↑	L	L
H	↑	H	H
H	H or L	X	Q ₀
L	X	X	Hi-Z

L Low voltage level
 H High voltage level
 X Don't Care
 ↑ CLK rising edge
 Q₀ Previous output state before CLK ↑

Pin Descriptions

Pin Name	I/O	Description
D ₀ , D ₁	I	Data inputs
Q ₀ , Q ₁	O	Data outputs
CLK	I	Clock: On a rising edge of CLK, the D _N inputs are transferred to the Q _N outputs. While CLK is high or low, the Q _N outputs do not change regardless of the state of the data inputs. See truth table.
EN	I	Enable. This active-high input enables the device. When low, inputs are ignored and updates to the nonvolatile cells are prevented. When high, the device operates normally. Do not tie this pin to V _{DD} .
VDD	Supply	Power Supply (2.7V to 3.6V)
VSS	Supply	Ground

Description

Nonvolatile storage applied to logic is a revolutionary concept. The FM1107 simplifies the design of system control functions. This product is unique because it remembers the stored output values in the absence of power. Any change in the latched state is automatically written to a nonvolatile ferroelectric latch. This function is possible due to the fast write time and extremely high write endurance of the underlying ferroelectric memory technology.

Use of Enable Pin

The FM1107 has an enable pin that is intended to be used in conjunction with a system reset. An active-low reset may be tied directly to the EN pin. At power-up, /RESET will be held low for some time during which the data input and CLK pins will be ignored. Once the system comes out of reset and EN goes high, the outputs Q_N drive to the state that were previously latched and the device operates normally. When the EN pin is low, the outputs Q_N are tri-stated.

The enable pin must not be tied to V_{DD} because the device does not have any power management circuits to monitor V_{DD} . The enable input must be held low during power cycles.

Electrical Specifications

Absolute Maximum Ratings

Symbol	Description	Ratings
V_{DD}	Power Supply Voltage with respect to V_{SS}	-1.0V to +5.0V
V_{IN}	Voltage on any signal pin with respect to V_{SS}	-1.0V to +5.0V and $V_{IN} < V_{DD} + 1.0V$
T_{STG}	Storage temperature	-55°C to +125°C
T_{LEAD}	Lead temperature (Soldering, 10 seconds)	300° C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

DC Operating Conditions ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{DD} = 2.7V$ to $3.6V$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Notes
V_{DD}	Power Supply Voltage	2.7	-	3.6	V	
I_{SB}	Standby Current		-	0.5	μA	1
C_{PD}	Power Dissipation Capacitance		-	165	pF	2
I_{LO}	Output Leakage Current			± 1	μA	3
V_{IL}	Input Low Voltage	-0.3		$0.3 V_{DD}$	V	
V_{IH}	Input High Voltage	$0.7 V_{DD}$		$V_{DD} + 0.3$	V	
V_{OH}	Output High Voltage @ $I_{OH} = -1\text{ mA}$	$V_{DD} - 0.5$		-	V	
V_{OL}	Output Low Voltage @ $I_{OL} = 1\text{ mA}$ ($V_{DD}=2.7V$) @ $I_{OL} = 10\text{ mA}$ ($V_{DD}=2.7V$)	-		0.4 0.8	V V	
V_{HYS}	Input Hysteresis (CLK, D_N , EN)	$0.05 V_{DD}$			V	4

Notes

1. CLK = V_{SS} , all other inputs at V_{DD} or V_{SS} .
2. To calculate device power dissipation, $P_D = C_{PD} * V_{DD}^2 * f_i + C_L * V_{DD}^2 * f_o$, where f_i is the input clk freq, f_o is the output freq, and C_L is the output load capacitance. Active current I_{DD} may be calculated as $I_{DD} = C_{PD} * V_{DD} * f_i$, assuming outputs are floating.
3. V_{IN} or $V_{OUT} = V_{SS}$ to V_{DD} .
4. This parameter is characterized but not tested.

AC Parameters ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{DD} = 2.7\text{V}$ to 3.6V , $C_L = 30\text{ pF}$ unless otherwise specified)

Symbol	Parameter	Min	Max	Units	Notes
f_{MAX}	Maximum Clock Frequency		1	MHz	
t_{LOW}	CLK Low Period	0.3		μs	
t_{HIGH}	CLK High Period	0.3		μs	
t_{PD}	Propagation delay CLK to Q_N		50	ns	
t_{HZ}	EN Low to Q_N Hi-Z		25	ns	1
t_R	Input Rise Time		100	ns	1
t_F	Input Fall Time		100	ns	1
t_{DS}	Data (D_N) Setup Time to CLK \uparrow	5		ns	
t_{DH}	Data (D_N) Hold Time after CLK \uparrow	10		ns	
t_{EHD}	EN Hold Time (EN High after CLK \uparrow)	0		μs	
t_{EH}	EN High Time	5		μs	
t_{EL}	EN Low Time	2		μs	

Notes

1. This parameter is characterized but not tested.

Power Cycling and Data Retention ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{DD} = 2.7\text{V}$ to 3.6V , unless otherwise specified)

Symbol	Parameter	Min	Max	Units	Notes
	Nonvolatile Data Retention Time	45	-	years	
t_{VDR}	V_{DD} Rise Time	0.1	-	$\mu\text{s}/\text{V}$	1
t_{VDF}	V_{DD} Fall Time	0.1	-	$\mu\text{s}/\text{V}$	1
t_{RES}	EN High to Q_N Restore Time	-	0.5	μs	2
t_{PDS}	EN Low to Power Down Time	1	-	μs	
t_{EHFC}	EN High to First Clock (CLK \uparrow) after Power Up	4	-	μs	3

Notes

1. Slope measured at any point on V_{DD} waveform.
2. After power up, when EN goes high the nonvolatile latches are read and the values restored to the outputs Q_N .
3. After power up, this is the minimum time required before a state change operation may occur. EN and V_{DD} may be coincident at power up, and in this case t_{EHFC} time is referenced to V_{DD} (min) and CLK \uparrow .

Capacitance ($T_A = 25^\circ\text{C}$, $f=1.0\text{ MHz}$, $V_{DD} = 3.3\text{V}$)

Symbol	Parameter	Min	Max	Units	Notes
C_I	Input Capacitance	-	8	pF	1


Notes

1. This parameter is characterized but not tested.


AC Test Conditions

Input Pulse Levels	0.1 V _{DD} to 0.9 V _{DD}
Input Rise and Fall Times	10 ns
Input and Output Timing Levels	0.5 V _{DD}
Output Load Capacitance	30pF

FM1107 Signal Timing




Power Cycle Timing




Mechanical Drawing

8-pin SOT-23



Note: All dimensions in millimeters.

SOT-23 Package Marking Scheme



Legend:

P= Product code: X=1105, Y=1106, Z=1107

Y= Year: A=2007, B=2008, C=2009, etc.

LL= Lot code: A0=lot 1, A1=lot 2, etc.

Example: "Green" SOT23 package, FM1107, Year 2007, Lot 0001
ZAA0

Revision History

Revision	Date	Summary
1.0	5/17/07	Initial Release.
1.1	8/6/07	Added pin names to Input Hysteresis spec. Fixed Retention Time typo.
1.2	8/22/07	Reduced I _{SB} spec.