

December 2006

FSQ0170RNA, FSQ0270RNA, FSQ0370RNA Green Mode Fairchild Power Switch (FPS™)

Features

- Internal Avalanche Rugged 700V SenseFET
- Consumes only 0.8W at 230 V_{AC} & 0.5W Load with Burst-Mode Operation
- Precision Fixed Operating Frequency, 100kHz
- Internal Start-up Circuit and Built-in Soft-Start
- Pulse-by-Pulse Current Limiting and Auto-Restart Mode
- Over-Voltage Protection (OVP), Overload Protection (OLP), Internal Thermal Shutdown Function (TSD)
- Under-Voltage Lockout (UVLO)
- Low Operating Current (3mA)
- Adjustable Peak Current Limit

Applications

- Auxiliary Power Supply for PC and Server
- SMPS for VCR, SVR, STB, DVD & DVCD Player, Printer, Facsimile & Scanner
- Adapter for Camcorder

Related Application Notes

- AN-4134: Design Guidelines for Off-line Forward Converters Using Fairchild Power Switch (FPS™)
- AN-4137: Design Guidelines for Off-line Flyback Converters Using Fairchild Power Switch (FPS™)
- AN-4141: Troubleshooting and Design Tips for Fairchild Power Switch (FPS™) Flyback Applications
- AN-4147: Design Guidelines for RCD Snubber of Flyback
- AN-4148: Audible Noise Reduction Techniques for FPS™ Applications

Description

The FSQ0170RNA, FSQ0270RNA, FSQ0370RNA consists of an integrated current mode Pulse Width Modulator (PWM) and an avalanche-rugged 700V Sense FET. It is specifically designed for high-performance offline Switch Mode Power Supplies (SMPS) with minimal external components. The integrated PWM controller features include: a fixed-frequency generating oscillator, Under-Voltage Lockout (UVLO) protection, Leading Edge Blanking (LEB), an optimized gate turn-on/turn-off driver, Thermal Shutdown (TSD) protection, and temperature compensated precision current sources for loop compensation and fault protection circuitry.

Compared to a discrete MOSFET and controller or RCC switching converter solution, the FSQ0170RNA, FSQ0270RNA, FSQ0370RNA reduces total component count, design size, and weight while increasing efficiency, productivity, and system reliability. These devices provide a basic platform that is well suited for the design of cost-effective flyback converters, as in PC auxiliary power supplies.

8-DIP



Ordering Information

Product Number	Package	Marking Code	BV _{DSS}	f _{osc}	R _{DS(ON) (MAX.)}
FSQ0170RNA	8DIP	Q0170R	700V	100kHz	11Ω
FSQ0270RNA	8DIP	Q0270R	700V	100kHz	7.2Ω
FSQ0370RNA	8DIP	Q0370R	700V	100kHz	4.75Ω

FPS™ is a trademark of Fairchild Semiconductor Corporation.

© 2006 Fairchild Semiconductor Corporation

Application Diagram




Figure 1. Typical Flyback Application

Output Power Table⁽¹⁾

Product	230V _{AC}	±15% ⁽²⁾	85–265V _{AC}		
Floudet	Adapter ⁽³⁾	Open Frame ⁽⁴⁾	Adapter ⁽³⁾	Open Frame ⁽⁴⁾	
FSQ0170RNA	14W	20W	9W	13W	
FSQ0270RNA	17W	24W	11W	16W	
FSQ0370RNA	20W	27W	13W	19W	

Notes:

- 1. The maximum output power can be limited by junction temperature.
- 2. 230 V_{AC} or 100/115 V_{AC} with doubler.
- 3. Typical continuous power in a non-ventilated enclosed adapter with sufficient drain pattern as a heat sink, at 50°C ambient.
- Maximum practical continuous power in an open-frame design with sufficient drain pattern as a heat sink, at 50°C ambient.

Internal Block Diagram




Figure 2. Internal Block Diagram

Pin Configuration




Figure 3. Pin Configuration (Top View)

Pin Definitions

Pin #	Name	Description
1	GND	Ground. SenseFET source terminal on primary side and internal control ground.
2	V _{CC}	Power Supply. Positive supply voltage input. Although connected to an auxiliary transformer winding, current is supplied from pin 5 (V_{str}) via an internal switch during start-up, see Figure 2. It is not until V_{CC} reaches the UVLO upper threshold (12V) that the internal start-up switch opens and device power is supplied via the auxiliary transformer winding.
3	FB	Feedback . The feedback voltage pin is the non-inverting input to the PWM comparator. It has a 0.9mA current source connected internally while a capacitor and opto-coupler are typically connected externally. A feedback voltage of 6V triggers overload protection (OLP). There is a time delay while charging external capacitor C_{FB} from 3V to 6V using an internal 5 μ A current source. This time delay prevents false triggering under transient conditions, but still allows the protection mechanism to operate under true overload conditions.
4	I _{PK}	Peak Current Limit. This pin adjusts the peak current limit of the SenseFET. The 0.9mA feedback current source is diverted to the parallel combination of an internal $2.8 k\Omega$ resistor and any external resistor to GND on this pin. This determines the peak current limit. If this pin is tied to V_{CC} or left floating, the typical peak current limit is 0.8A (FSQ0170RNA), 0.9A (FSQ0270RNA), or 1.1A (FSQ0370RNA).
5	V _{str}	Start-up. This pin connects to the rectified AC line voltage source. At start-up, the internal switch supplies internal bias and charges an external storage capacitor placed between the $V_{\rm CC}$ pin and ground. Once the $V_{\rm CC}$ reaches 12V, the internal switch is opened.
6	Drain	SenseFET drain. High-voltage power SenseFET drain connection.
7	Drain	SenseFET drain. High-voltage power SenseFET drain connection.
8	Drain	SenseFET drain. High-voltage power SenseFET drain connection.

Absolute Maximum Ratings

The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. $T_A = 25$ °C, unless otherwise specified.

Symbol	Characteristic	Characteristic		Unit
V _{DRAIN}	Drain Pin Voltage		700	V
V _{STR}	Vstr Pin Voltage		700	V
		FSQ0170RNA	4	Α
I _{DM}	Drain Current Pulsed ⁽⁵⁾	FSQ0270RNA	8	Α
			12	Α
		FSQ0170RNA	50	mJ
E _{AS}	Single Pulsed Avalanche Energy ⁽⁶⁾	FSQ0270RNA	140	mJ
		FSQ0370RNA	230	mJ
V _{CC}	Supply Voltage		20	V
V _{FB}	Feedback Voltage Range		-0.3 to V _{CC}	V
P _D	Total Power Dissipation		1.5	W
T _J	Operating Junction Temperature		Internally limited	°C
T _A	Operating Ambient Temperature		-25 to +85	°C
T _{STG}	Storage Temperature		-55 to +150	°C

Thermal Impedance

 $T_A = 25$ °C, unless otherwise specified. All items are tested with the standards JESD 51-2 and 51-10 (DIP).

Symbol	Parameter	Value	Unit
$\theta_{\sf JA}$	Junction-to-Ambient Thermal Resistance ⁽⁷⁾	80	°C/W
θ _{JC}	Junction-to-Case Thermal Resistance ⁽⁸⁾	20	°C/W
ΨJT	Junction-to-Top Thermal Resistance ⁽⁹⁾	35	°C/W

Notes:

- 5. Non-repetitive rating: Pulse width is limited by maximum junction temperature.
- 6. L = 51mH, starting $T_J = 25$ °C.
- 7. Free standing with no heatsink; without copper clad. (Measurement Condition Just before junction temperature T_J enters into OTP.)
- 8. Measured on the DRAIN pin close to plastic interface.
- 9. Measured on the PKG top surface.

Electrical Characteristics

 $T_A = 25$ °C unless otherwise specified.

Symbol	Parame	eter	Condition	Min.	Тур.	Max.	Uni
SenseFET	Section ⁽¹⁰⁾			•		II.	
			V _{DS} = 700V, V _{GS} = 0V			50	
I _{DSS}	Zero-Gate-Voltage Dra	Zero-Gate-Voltage Drain Current $V_{DS} = 560V, V_{C}$ $T_{C} = 125^{\circ}C$				200	μА
$R_{DS(ON)}$ On	Drain-Source	FSQ0170RNA			8.8	11	
	On-State	FSQ0270RNA	$V_{GS} = 10V, I_D = 0.5A$		6.0	7.2	W
	Resistance ⁽¹¹⁾	FSQ0370RNA			4.0	4.75	
		FSQ0170RNA			250		
C_{ISS}	C _{ISS} Input Capacitance	FSQ0270RNA			550		
		FSQ0370RNA			315		
		FSQ0170RNA	1,, .,,,		25		
C_{OSS}	Output Capacitance	FSQ0270RNA	V _{GS} = 0V, V _{DS} = 25V, f = 1MHz		38		рF
		FSQ0370RNA	1 - 1WH 12		47		
C _{RSS} Reverse Transfer Capacitance		FSQ0170RNA			10		
	FSQ0270RNA			17			
	Capacitarioc	FSQ0370RNA			9		
		FSQ0170RNA			12		
t _{d(on)} Turn-On Delay	Turn-On Delay Time	FSQ0270RNA			20		
		FSQ0370RNA			11.2		
		FSQ0170RNA			4		
t _r	Rise Time	FSQ0270RNA	V 250V L 4.0A		15		
		FSQ0370RNA			34		
		FSQ0170RNA	$V_{DS} = 350V, I_{D} = 1.0A$		30		ns
$t_{d(off)}$	Turn-Off Delay Time	FSQ0270RNA			55		
. ,		FSQ0370RNA			28.2		
		FSQ0170RNA			10		
t_f	Fall Time	FSQ0270RNA			25		
		FSQ0370RNA			32		
Control Se	ction				•	•	
f _{OSC}	Switching Frequency			92	100	108	KH
Δf_{OSC}	Switching Frequency Variation ⁽¹⁰⁾		$-25^{\circ}C \le T_A \le 85^{\circ}C$		±5	±10	%
D _{MAX}	Maximum Duty Cycle		Measured at 0.1 x V _{DS}	55	60	65	%
D _{MIN}	Minimum Duty Cycle			0	0	0	%
V _{START}	UVLO Threshold Volta		V _{FB} = GND	11	12	13	V
V _{STOP}	7 OVLO TITESTICIO VOITA	y c	V _{FB} = GND	7	8	9]
I _{FB}	Feedback Source Curr		V _{FB} = GND	0.7	0.9	1.1	m/
t _{S/S}	Internal Soft-Start Time	e ⁽¹⁰⁾	V _{FB} = 4V		10		ms

Electrical Characteristics (Continued)

 $T_A = 25$ °C unless otherwise specified.

Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Burst-Mod	Burst-Mode Section						
V _{BURH}				0.5	0.6	0.7	V
V _{BURL}	Burst-Mode Voltage		$T_J = 25^{\circ}C$	0.3	0.4	0.5	V
V _{BUR(HYS)}				100	200	300	mV
Protection	Section						
		FSQ0170RNA	di/dt = 170mA/µs	0.70	0.80	0.90	
I_{LIM}	_IM Peak Current Limit	FSQ0270RNA	di/dt = 200mA/µs	0.79	0.90	1.01	Α
		FSQ0370RNA	di/dt = 240mA/µs	0.97	1.10	1.23	
t _{CLD}	Current Limit Delay Time ⁽¹⁰⁾				500		ns
T _{SD}	Thermal Shutdown Temperature ⁽¹⁰⁾			125	140		°C
V _{SD}	Shutdown Feedback Voltage			5.5	6.0	6.5	V
V _{OVP}	Over-Voltage Protection	on		18	19		V
I _{DELAY}	Shutdown Delay Curre	ent	V _{FB} = 4V	3.5	5.0	6.5	μΑ
t _{LEB}	Leading Edge Blanking	g Time ⁽¹⁰⁾		200			ns
Total Device Section							
I _{OP}	Operating Supply Current (control part only)		V _{CC} = 14V	1	3	5	mA
I _{CH}	Start-Up Charging Cur	rent	V _{CC} = 0V	0.70	0.85	1.00	mA
V _{STR}	V _{str} Supply Voltage		V _{CC} = 0V		24		V

Notes:

- 10. These parameters, although guaranteed, are not 100% tested in production.
- 11. Pulse test: Pulse width \leq 300 μ s, duty \leq 2%.

Typical Performance Characteristics (Control Part)

These characteristic graphs are normalized at T_A = 25°C.




Figure 4. Operating Frequency (f_{OSC}) vs. T_A




Figure 5. Over-Voltage Protection (V_{OVP}) vs. T_A




Figure 6. Maximum Duty Cycle (D_{MAX}) vs. T_A




Figure 7. Operating Supply Current (IOP) vs. TA




Figure 8. Start Threshold Voltage (V_{START}) vs. T_A





Figure 9. Stop Threshold Voltage (V_{STOP}) vs. T_A

Typical Performance Characteristics (Continued)

These characteristic graphs are normalized at T_A = 25°C.



1.2 1.0 90 0.8 0.6 0.4 0.2 0.0 -25 0 25 50 75 100 125 150 Temperature [°C]

Figure 10. Feedback Source Current (I_{FB}) vs. T_A

Figure 11. Start-Up Charging Current (I_{CH}) vs. T_A




Figure 12. Peak Current Limit (I_{LIM}) vs. T_A

Functional Description

1. Startup: In previous generations of Fairchild Power Switches (FPS $^{\text{TM}}$), the V_{str} pin required an external resistor to the DC input voltage line. In this generation, the startup resistor is replaced by an internal high-voltage current source and a switch that shuts off 10ms after the supply voltage, V_{CC}, goes above 12V. The source turns back on if V_{CC} drops below 8V.




Figure 13. High-Voltage Current Source

2. Feedback Control: The 700V FPS series employs current-mode control, as shown in Figure 14. An optocoupler (such as the H11A817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{sense} resistor of SenseFET, plus an offset voltage, makes it possible to control the switching duty cycle. When the shunt regulator reference pin voltage exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, the feedback voltage V_{FB} is pulled down and thereby reduces the duty cycle. This typically happens when the input voltage increases or the output load decreases.




Figure 14. Pulse Width Modulation Circuit

3. Leading Edge Blanking (LEB): When the internal SenseFET is turned on, the primary-side capacitance and secondary-side rectifier diode reverse recovery typically cause a high-current spike through the SenseFET. Excessive voltage across the R_{sense} resistor leads to incorrect feedback operation in the current-mode PWM control. To counter this effect, the FPS employs a Leading Edge Blanking (LEB) circuit. This

circuit inhibits the PWM comparator for a short time (t_{LEB}) after the Sense FET is turned on.

- 4. Protection Circuits: The FPS has several protective functions, such as Overload Protection (OLP), Over-Voltage Protection (OVP), Under-Voltage Lockout (UVLO), and Thermal Shutdown (TSD). Because these protection circuits are fully integrated in the IC without external components, reliability is improved without increasing cost. Once a fault condition occurs, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} reaches the UVLO stop voltage, V_{STOP} (typically 8V), the protection is reset and the internal high-voltage current source charges the V_{CC} capacitor via the V_{str} pin. When V_{CC} reaches the UVLO start voltage, V_{START} (typically 12V), the FPS resumes its normal operation. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated.
- 4.1 Overload Protection (OLP): Overload is defined as the load current exceeding a pre-set level due to an unexpected event. In this situation, the protection circuit should be activated to protect the SMPS. However, even when the SMPS is operating normally, the OLP circuit can be activated during the load transition. To avoid this undesired operation, the OLP circuit is designed to be activated after a specified time to determine whether it is a transient situation or a true overload situation. In conjunction with the IPK current limit pin (if used), the current mode feedback path limits the current in the SenseFET when the maximum PWM duty cycle is attained. If the output consumes more than this maximum power, the output voltage (VO) decreases below nominal voltage. This reduces the current through the opto-coupler LED, which also reduces the optocoupler transistor current, thus increasing the feedback voltage (V_{FB}). If V_{FB} exceeds 3V, the feedback input diode is blocked and the $5\mu A$ current source (I_{DELAY}) starts to slowly charge $C_{\mbox{\scriptsize FB}}$ up to $V_{\mbox{\scriptsize CC}}.$ In this condition, V_{FB} increases until it reaches 6V, when the switching operation is terminated, as shown in Figure 15. The shutdown delay time is the time required to charge CER from 3V to 6V with 5µA current source.




Figure 15. Overload Protection (OLP)

- **4.2 Thermal Shutdown (TSD)**: The SenseFET and the control IC are integrated, making it easier for the control IC to detect the temperature of the SenseFET. When the temperature exceeds approximately 140°C, thermal shutdown is activated.
- 4.3 Over-Voltage Protection (OVP): In the event of a malfunction in the secondary-side feedback circuit, or an open feedback loop caused by a soldering defect, the current through the opto-coupler transistor becomes almost zero (see Figure 14). V_{FB} climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is activated. Because excess energy is provided to the output, the output voltage may exceed the rated voltage before the overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an Over-Voltage Protection (OVP) circuit is employed. In general, V_{CC} is proportional to the output voltage and the FPS uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 19V, the OVP circuit is activated, resulting in termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed to be below 19V.
- **5. Soft-Start**: The FPS has an internal soft-start circuit that slowly increases the SenseFET current after startup, as shown in Figure 16. The typical soft-start time is 10ms, where progressive increments of the SenseFET current are allowed during the start-up phase. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish the required output voltage. This also helps prevent transformer saturation and reduces the stress on the secondary diode during startup.




Figure 16. Soft-Start Function

6. Burst Operation: To minimize power dissipation in standby mode, the FPS enters burst-mode operation. Feedback voltage decreases as the load decreases, as shown in Figure 17, and the device automatically enters burst-mode when the feedback voltage drops below

 V_{BURH} (typically 600mV). Switching continues until the feedback voltage drops below V_{BURL} (typically 400mV). At this point, switching stops and the output voltage starts to drop at a rate dependent on the standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH} , switching resumes. The feedback voltage then falls and the process is repeated. Burstmode operation alternately enables and disables switching of the SenseFET and reduces switching loss in standby mode.




Figure 17. Burst Operation Function

7. Adjusting Peak Current Limit: As shown in Figure 18, a combined $2.8k\Omega$ internal resistance is connected to the non-inverting lead on the PWM comparator. An external resistance of Rx on the current limit pin forms a parallel resistance with the $2.8k\Omega$ when the internal diodes are biased by the main current source of $900\mu\text{A}$.




Figure 18. Peak Current Limit Adjustment

For example, FSQ0270RNA has a typical SenseFET peak current limit (I_{LIM}) of 0.9A. I_{LIM} can be adjusted to 0.6A by inserting Rx between the I_{PK} pin and the ground. The value of the Rx can be estimated by the following equations:

 $0.9A: 0.6A = 2.8k\Omega : Xk\Omega$

 $X = Rx \mid\mid 2.8k\Omega$

where X represents the resistance of the parallel network.

Application Information

Methods of Reducing Audible Noise

Switching-mode power converters have electronic and magnetic components, which generate audible noise when the operating frequency is in the range of 20~20,000Hz. Even though they operate above 20KHz, they can make noise, depending on the load condition. The following sections discuss methods to reduce noise.

Glue or Varnish

The most common method of reducing noise involves using glue or varnish to tighten magnetic components. The motion of core, bobbin, and coil and the chattering or magnetostriction of core can cause the transformer to produce audible noise. The use of rigid glue and varnish helps reduce the transformer noise. Glue or varnish can also can crack the core because sudden changes in the ambient temperature cause the core and the glue to expand or shrink in a different ratio.

Ceramic Capacitor

Using a film capacitor instead of a ceramic capacitor as a snubber capacitor is another noise reduction solution. Some dielectric materials show a piezoelectric effect, depending on the electric field intensity. Hence, a snubber capacitor becomes one of the most significant sources of audible noise. Another possibility is to use a Zener clamp circuit instead of an RCD snubber for higher efficiency as well as lower audible noise.

Adjusting Sound Frequency

Moving the fundamental frequency of noise out of the 2~4kHz range is the third method. Generally, humans are more sensitive to noise in the range of 2~4kHz. When the fundamental frequency of noise is located in this range, the noise sounds louder although the noise intensity level is identical (see Figure 19).

When the FPS acts in burst mode and the burst operation is suspected to be a source of noise, this method may be helpful. If the frequency of burst mode operation lies in the range of $2\sim4$ kHz, adjusting the feedback loop can shift the burst operation frequency. To reduce the burst operation frequency, increase a feedback gain capacitor (C_F), opto-coupler supply resistor (R_D); and feedback capacitor (R_B), and decrease a feedback gain resistor (R_F), as shown in Figure 20.




Figure 19. Equal Loudness Curves




Figure 20. Typical Feedback Network of FPS

Other Reference Materials

AN-4134: Design Guidelines for Off-line Forward Converters Using Fairchild Power Switch (FPS™)

AN-4137: Design Guidelines for Off-line Flyback Converters Using Fairchild Power Switch (FPS™)

AN-4140: Transformer Design Consideration for Off-line Flyback Converters using Fairchild Power Switch (FPS™)

AN-4141: Troubleshooting and Design Tips for Fairchild Power Switch (FPS™) Flyback Applications

AN-4147: Design Guidelines for RCD Snubber of Flyback

AN-4148: Audible Noise Reduction Techniques for FPS™ Applications

Typical Application Circuit

Application	Output power	Input Voltage	Output Voltage (Max. Current)
PC Auxiliary Power Supply (Using FSQ0270RNA)	15W	Universal input (85-265 V _{AC})	5V (3A)

Features

- High efficiency (> 78% at 115 V_{AC} and 230 V_{AC} input)
- Low standby mode power consumption (< 0.8W at 230 V_{AC} input and 0.5W load)
- Enhanced system reliability through various protection functions
- Internal soft-start (10ms)
- Line UVLO function can be achieved using external component

Key Design Notes

- The delay time for overload protection is designed to be about 30ms with C8 of 47nF. If faster/slower triggering of OLP is required, C8 can be changed to a smaller/larger value (e.g. 100nF for about 60ms).
- ZP1, DL1, RL1, RL2, RL3, RL4, RL5, RL7, QL1, QL2, and CL9 build a Line Under-Voltage Lockout block (UVLO). The Zener voltage of ZP1 determines the input voltage that makes FPS turn on. RL5 and DL1 provide a reference voltage from V_{CC}. If the input voltage divided by RL1, RL2, and RL4 is lower than the Zener voltage of DL1, QL1 and QL2 turn on and pull down V_{FB} to ground.
- An evaluation board and corresponding test report can be provided.

1. Schematic




Figure 21. Demo Circuit

2. Transformer




Figure 22. Transformer Schematic Diagram

3. Winding Specification

	Pin (S → F)	Wire	Turns	Winding Method	
N _p /2	3 → 2	$0.3\phi\times 1$	72	Solenoid winding	
Insulation: Polyester Tape t = 0.025mm, 1 Layers					
N _a	4 → 5	$0.25\phi\times2$	22	Solenoid winding	
Insulation: P	olyester Tape t = 0.025mm, 2	Layers			
N _{5V}	6, 7 → 9, 10	$0.65\phi\times2$	8	Solenoid winding	
Insulation: Polyester Tape t = 0.025mm, 2 Layers					
N _p /2	2 → 1	$0.3\phi \times 1$	72	Solenoid winding	
Insulation: Polyester Tape t = 0.025mm, 2 Layers					

4. Electrical Characteristics

	Pin	Specification	Remark
Inductance	1–3	1.20mH ± 5%	100kHz, 1V
Leakage	1–3	< 30µH Max	Short all other pins

5. Core & Bobbin

■ Core: EE2229 (Material: PL-7, Ae = 35.7 mm²)

■ Bobbin: BE2229

6. Demo Circuit Part List

Part Number	Value	Quantity	Description (Manufacturer)
C6, C8	47nF	2	Ceramic Capacitor
C1	2.2nF (1KV)	1	AC Ceramic Capacitor(X1 & Y1)
C10	1nF (200V)	1	Mylar Capacitor
CS1	1.5nF (50V)	1	Ceramic Capacitor
C2, C3	22µF (400V)	2	Low Impedance Electrolytic Capacitor KMX series
C4, C9	1000μF (16V)	2	Low ESR Electrolytic Capacitor NXC series
C5	470μF (10V)	1	Low ESR Electrolytic Capacitor NXC series
C7	47µF (25V)	1	General Electrolytic Capacitor
CL9	10μF (50V)	1	General Electrolytic Capacitor
L1	330µH	1	Inductor
L2	1μH	1	Inductor
R6	2.4 (1W)	1	Fusible Resistor
J1, J2, J4, L3	0	4	Jumper
R2	4.7kΩ	1	Resistor
R3	560Ω	1	Resistor
R4	100Ω	1	Resistor
R5	1.25kΩ	1	Resistor
R11	1.2kΩ	1	Resistor
R9	10kΩ	1	Resistor
R10	2Ω	1	Resistor
R14	30Ω	1	Resistor
RL3	1kΩ	1	Resistor
RL1, RL2	1ΜΩ	2	Resistor
RL4	120kΩ	1	Resistor
RL5	30kΩ	1	Resistor
RL7	40kΩ	1	Resistor
RS1	9Ω	1	Resistor
ZR1	200	1	Resistor
U1	FOD817A	1	IC (Fairchild Semiconductor)
U2	TL431	1	IC (Fairchild Semiconductor)
U3	FSQ0270RNA	1	IC (Fairchild Semiconductor)
QL1	2N2907	1	IC (Fairchild Semiconductor)
QL2	2N2222	1	IC (Fairchild Semiconductor)
D2, D3, D4, D5, D6, DS1	1N4007	6	Diode (Fairchild Semiconductor)
D1	SB540	1	Schottky Diode (Fairchild Semiconductor)
ZD1	1N4745	1	Zener Diode (Fairchild Semiconductor)
DL1	1N5233	1	Zener Diode (Fairchild Semiconductor)
ZP1	82V (1W)	1	Zener Diode (Fairchild Semiconductor)
ZDS1	P6KE180A	1	TVS (Fairchild Semiconductor)

7. Layout




Figure 23. Top Image of PCB




Figure 24. Bottom Image of PCB

Package Dimensions

8-DIP

Dimensions are in millimeters unless otherwise noted.




Figure 25. 8-Lead Dual In-Line Package (DIP)

UniFET™ VCX™ Wire™

FAIRCHILD SEMICONDUCTOR TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

interface to be all exhaustive not of an odoff trademarks.					
ACEx™	FACT Quiet Series™	OCX™	SILENT SWITCHER®		
ActiveArray™	GlobalOptoisolator™	OCXPro™	SMART START™		
Bottomless™	GTO™	OPTOLOGIC [®]	SPM™		
Build it Now™	HiSeC™	OPTOPLANAR™	Stealth™		
CoolFET™	I ² C™	PACMAN™	SuperFET™		
$CROSSVOLT^{TM}$	i-Lo™	POP™	SuperSOT™-3		
DOME™	ImpliedDisconnect™	Power247™	SuperSOT™-6		
EcoSPARK™	IntelliMAX™	PowerEdge™	SuperSOT™-8		
E ² CMOS™	ISOPLANAR™	PowerSaver™	SyncFET™		
EnSigna™	LittleFET™	PowerTrench [®]	TCM™		
FACT [®]	MICROCOUPLER™	QFET [®]	TinyBoost™		
FAST [®]	MicroFET™	QS™	TinyBuck™		
FASTr™	MicroPak™	QT Optoelectronics™	TinyPWM™		
FPS™	MICROWIRE™	Quiet Series™	TinyPower™		
FRFET™	MSX™	RapidConfigure™	TinyLogic [®]		
	MSXPro™	RapidConnect™	TINYOPTO™		
Across the board. Around the world.™		µSerDes™	TruTranslation™		
The Power Franchis	se [®]	ScalarPump™	UHC [®]		

Programmable Active Droop™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER APPLICATION ON USE OF ANY ENCORED OF CINCET OF CONVET ANY EIGENSE UNDER THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. 122