

June 2000

Revised November 2002

FAIRCHILD

SEMICONDUCTOR®

FSTD16211 24-Bit Bus Switch with Level Shifting

General Description

The Fairchild Switch FSTD16211 provides 24-bits of highspeed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. A diode to V_{CC} has been integrated into the circuit to allow for level shifting between 5V inputs and 3.3V outputs.

The device is organized as a 12-bit or 24-bit bus switch. When \overline{OE}_1 is LOW, the switch is ON and Port 1A is connected to Port 1B. When \overline{OE}_2 is LOW, Port 2A is connected to Port 2B. When $\overline{OE}_{1/2}$ is HIGH, a high impedance state exists between the A and B Ports.

Features

- $\blacksquare 4\Omega \text{ switch connection between two ports}$
- Voltage level shifting
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

FSTD16211 24-Bit Bus Switch with Level Shifting

Ordering Code:

Order Number	Package Number	Package Description
FSTD16211G (Note 1)(Note 2)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
FSTD16211MTD (Note 2)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

1B₁ • • 1B₁₂

tote 1: Ordening code G indicates mays.

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

ŌĒ,

2A • • 2A1

ŌE.

Logic Diagram

Connection D	iagram	S
Pin Ass	signment fo	or TSSOP
NC —		56 - OE
1A ₁ —	2	55 - OE ₂
1A ₂ -	3	54 — 1B1
1A ₃ —	4	53 — 1B ₂
1A ₄ —	5	52 — 1B ₃
1A ₅ —	6	51 — 1B ₄
1A ₆ —	7	50 — 1B ₅
GND —	8	49 — GND
1A ₇ —	9	48 – 1B ₆
1A ₈ —	10	47 — 1B ₇
1A ₉ —	11	46 - 1B ₈
1A ₁₀ -	12	45 – 1B ₉ 44 – 1B ₁₀
1A ₁₁ —	13	44 – 1B ₁₀ 43 – 1B ₁₁
1A ₁₂	14 15	43 1B ₁₁ 42 1B ₁₂
2A ₁	16	41 2B1
272- V _{CC} -	17	40 - 2B ₂
2A ₃ —	18	39 - 2B ₃
GND-	19	38 — GND
2A4-	20	37 - 2B4
2A5-	21	36 - 2B ₅
2A ₆ —	22	35 - 2B ₆
2A7-	23	34 — 2B7
2A8-	24	33 — 2B ₈
2A9-	25	32 — 2B ₉
2A ₁₀ -	26	31 — 2B ₁₀
2A ₁₁ -	27	30 — 2B ₁₁
2A ₁₂ —	28	29 - 2B ₁₂
Pin As	signment fo	or FBGA
1 11 43	1 2 3 4	5 6
	,	
< (0000	00
m (0000	00
0	0000	00
	0000	00
ш (0000	00
ш (0000	00
J J	0000	00
Ξ	0000	00 l
¬ (0000	00
L		
т)	op Thru Vi	ew)

Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
1A, 2A	Bus A
1B, 2B	Bus B
NC	No Connect

Pin Assignment for FBGA

	1	2	3	4	5	6
Α	1A ₂	1A ₁	NC	OE ₂	1B ₁	1B ₂
В	1A ₄	1A ₃	1A ₇	OE ₁	1B ₃	1B ₄
С	1A ₆	1A ₅	GND	1B ₇	1B ₅	1B ₆
D	1A ₁₀	1A ₉	1A ₈	1B ₈	1B ₉	1B ₁₀
E	1A ₁₂	1A ₁₁	2A ₁	2B ₁	1B ₁₁	1B ₁₂
F	2A ₄	2A ₃	2A ₂	2B ₂	2B ₃	2B ₄
G	2A ₆	2A ₅	V _{CC}	GND	2B ₅	2B ₆
н	2A ₈	2A ₇	2A ₉	2B ₉	2B ₇	2B ₈
J	2A ₁₂	2A ₁₁	2A ₁₀	2B ₁₀	2B ₁₁	2B ₁₂

Truth Table

Inp	uts	Inputs/0	Outputs
OE ₁	OE ₂	1A, 1B	2A, 2B
L	L	1A = 1B	2A = 2B
L	н	1A = 1B	Z
н	L	Z	2A = 2B
н	Н	Z	Z

Absolute Maximum Ratings(Note 3)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S) (Note 4)	-0.5V to +7.0V
DC Input Control Pin Voltage (VIN)(Note 5)	-0.5V to +7.0V
DC Input Diode Current (I_{IK}) $V_{IN} < 0V$	–50 mA
DC Output (I _{OUT})	128 mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100 mA
Storage Temperature Range (T _{STG})	–65°C to +150 $^\circ\text{C}$

Recommended Operating Conditions (Note 6)

Power Supply Operating (V _{CC)}	4.5V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to 5.5V
Input Rise and Fall Time (t_r, t_f)	
Switch Control Input	0 ns/V to 5 ns/V
Switch I/O	0 ns/V to DC
Free Air Operating Temperature (T.)	40 °C to 195 °C

 $\label{eq:FreeAirOperating Temperature} \ensuremath{\left(T_A \right)} \qquad -40 \ensuremath{\,^\circ C} \ensuremath{ to +85 \ensuremath{\,^\circ C}} \ensuremath{\left(t_A \right)} \ensure$

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: V_S is the voltage observed/applied at either A or B Ports across the switch.

Note 5: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 6: Unused control inputs must be held HIGH or LOW. They may not float.

		V _{cc}	T _A =	-40 °C to +	85 °C		
Symbol	Parameter	(V)	Min	Typ (Note 7)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA
V _{IH}	HIGH Level Input Voltage	4.5-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.5-5.5			0.8	V	
V _{OH}	HIGH Level	4.5-5.5		See Figure 3	3	V	
l _l	Input Leakage Current	5.5			±1.0	μA	$0 \le V_{IN} \le 5.5V$
		0			10	μA	V _{IN} = 5.5V
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μA	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 64 \text{ mA}$
	(Note 8)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30 \text{ mA}$
		4.5		35	50	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
I _{CC}	Quiescent Supply Current	5.5			1.5	mA	$OE_1 = OE_2 = GND$
							$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
					10	μA	$OE_1 = OE_2 = V_{CC}$
							$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI_{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One Input at 3.4V
							Other Inputs at V_{CC} or GND


DC Electrical Characteristics

Note 7: Typical values are at V_{CC} = 5.0V and $T_A{=}\,{+}25^\circ C$

Note 8: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

FSTD16211

Symbol	Parameter		°C to +85 °C, RU = RD = 500Ω	Units		onditions	Figur
Gymbol	i arameter	V _{CC} =	4.5 – 5.5V	Onits		onations	Numb
		Min	Max				
PHL, ^t PLH	Propagation Delay Bus to Bus (Note §	9)	0.25	ns	V _I = OPEN		Figure 1, 2
PZH ^{, t} PZL	Output Enable Time	1.5	5.5	ns	$V_I = 7V$ for t_{PZ} $V_I = OPEN$ for	=	Figure 1, 2
PHZ, ^t PLZ	Output Disable Time	1.5	6.5	ns	$V_{I} = 7V$ for t_{PL} $V_{I} = OPEN$ for	Z	Figure 1, 2
	citance (Note 10)			Max	Units	Conditio	ne
	Control Pin Input Capacitance		Гур 3.5	wax	pF	V _{CC} = 5.0V	ons
			5.5				
	Input/Output Capacitance $A = +25^{\circ}C, f = 1 \text{ MHz}, \text{ Capacitance is chara}$				pF	$V_{CC}, \overline{OE} = 5.0V$	
	oading and Wavefor	FROM • OUTPUT UNDER TEST					
Note: Input Note: CL ir	oading and Waveforn t driven by 50Ω source terminated in 50Ω includes load and stray capacitance t PRR = 1.0 MHz, t _W = 500 ns	FROM • OUTPUT UNDER TEST	1. AC Test Cir				
Note: Input Note: CL in	t driven by 50Ω source terminated in 50Ω ncludes load and stray capacitance	FROM • OUTPUT UNDER TEST	1. AC Test Cin tr=2.	rcuit			



FSTD16211

www.fairchildsemi.com

