

June 2001 Revised June 2001

FSTD3125 4-Bit Bus Switch with Level Shifting

General Description

The Fairchild Switch FSTD3125 provides four high-speed CMOS TTL-compatible bus switches. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. A diode to $V_{\mbox{\footnotesize CC}}$ has been integrated into the circuit to allow for level shifting between 5V inputs and 3.3V outputs.

The device is organized as four 1-bit switches with separate \overline{OE} inputs. When \overline{OE} is LOW, the switch is ON and Port A is connected to Port B. When $\overline{\text{OE}}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Features

- \blacksquare 4 Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- TruTranslation™ voltage translation from 5.0V inputs to 3.3V outputs

Ordering Code:

Order Number	Package Number	Package Description
FSTD3125M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
FSTD3125QSC	MQA16	16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
FSTD3125MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams

Pin Assignment for SOIC and TSSOP



Pin Assignment for QSOP

			_
NC —	1	16	L v _{cc}
ŌĒ1 —	2	15	— 0E4
1A —	3	14	— 4A
1B —	4	13	— 4B
0E2 —	5	12	— <u>OE</u> 3
2A -	6	11	— 3A
2B —	7	10	— 3B
GND -	8	9	— NC

Pin Descriptions


Pin Name	Description		
\overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3 , \overline{OE}_4	Bus Switch Enables		
1A, 2A, 3A, 4A	Bus A		
1B, 2B, 3B, 4B	Bus B		
NC	Not Connected		


Truth Table


Inputs	Inputs/Outputs		
ŌĒ	A, B		
L	A = B		
Н	Z		

TruTranslation™ is a trademark of Fairchild Semiconductor Corporation.

Logic Diagram







Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions (Note 3)

 $\begin{array}{lll} \mbox{Power Supply Operating (V_{CC})} & 4.5\mbox{V to } 5.5\mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0\mbox{V to } 5.5\mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0\mbox{V to } 5.5\mbox{V} \\ \mbox{Input Rise and Fall Time (t_r, t_f)} \end{array}$

Switch Control Input 0 ns/V to 5 ns/V Switch I/O 0 ns/V to DC

Free Air Operating Temperature (T_A) $-40~^{\circ}C$ to $+85~^{\circ}C$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = -40 °C to +85 °C			Units	Conditions
Symbol			Min	Typ (Note 4)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18 \text{ mA}$
V _{IH}	HIGH Level Input Voltage	4.5-5.5	2.0			V	
V _{OH}	HIGH Level	4.0-5.5		Figure 3	J	V	
V _{IL}	LOW Level Input Voltage	4.5-5.5			0.8	V	
T ₁	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	V _{IN} = 5.5V
loz	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 64$ mA
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 30$ mA
		4.5		35	50	Ω	$V_{IN} = 2.4V$, $I_{IN} = 1.5$ mA
I _{CC}	Quiescent Supply Current				4.5	4	$OE_1 = OE_2 = GND$
		5.5			1.5	1.5 mA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
	5.5			10		$OE_1 = OE_2 = V_{CC}$	
					10	μА	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI_{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One Input at 3.4V.
							Other Inputs at V _{CC} or GND

Note 4: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

Symbol	Parameter	C _L = 50pF, R	$T_{A} = -40 \text{ °C to } +85 \text{ °C,}$ $C_{L} = 50 \text{pF, RU} = \text{RD} = 500 \Omega$ $V_{CC} = 4.5 - 5.5 \text{V}$		Conditions	Figure Number
		Min	Max			
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus (Note 6)		0.25	ns	V _I = OPEN	Figures 1, 2
t _{PZH} , t _{PZL}	Output Enable Time	1.0	6.1	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 1, 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	6.4	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 1, 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	6		pF	V_{CC} , $\overline{OE} = 5.0V$

Note 7: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance Note: Input PRR = 1.0 MHz, t_W = 500ns

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.43 TYP 4.16 6.4 -B-3.2 0.2 C B A ALL LEAD TIPS LAND PATTERN RECOMMENDATION PIN #1 IDENT SEE DETAIL A ALL LEAD TIPS 0.90+0.15 0.09-0.20 0.10±0.05 0.65 12.00° TOP & BOTTOM ♦ 0.13 M A B S C S B0.09 MIN GAGE PLANE 0.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. B0 09 MIN MTC14RevC3 DETAIL A

14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com