

# FAIRCHILD

SEMICONDUCTOR®

September 2001 Revised July 2002

# FSTD32211 40/48-Bit Bus Switch with Level Shifting

### **General Description**

The Fairchild Switch FSTD32211 provides up to 48-bits of high-speed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. A diode to  $V_{CC}$  has been integrated into the circuit to allow for level shifting between 5V inputs and 3.3V outputs.

The device can be organized as four 12-bit, two 24-bit, or one 48-bit bus switch. When routed as a 40-bit bus switch, the device can be organized as four 10-bit, two 20-bit or one 40-bit bus switch. When  $\overline{OE}_1$  is LOW, the switch is ON and Port 1A is connected to Port 1B. When  $\overline{OE}_2$  is LOW, the switch is ON and Port 2A is connected to Port 2B. When  $\overline{OE}_3$  is LOW, the switch is ON and Port 3A is connected to Port 3B. When  $\overline{OE}_4$  is LOW, the switch is ON and Port 4A is connected to Port 4B. When  $\overline{OE}_2$ ,  $\overline{OE}_3$ , or  $\overline{OE}_4$  are HIGH, a high impedance state exists between the A and B Ports.

### Features


- $\blacksquare$  4 $\Omega$  switch connection between two ports
- Voltage level shifting
- Minimal propagation delay through the switch
- Low I<sub>CC</sub>
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

### **Ordering Code:**

Order Number	Package Number	Package Description
FSTD32211G (Note 1)(Note 2)	BGA114A	114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
Note 1: Ordering code "	3" indicates Travs	

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## Logic Diagram



zsc.com

FSTD32211

Connection Diagram								
	123456							
LKJHGFEDCBA								
W V U T R P N M	000000 000000 000000 000000 000000 00000							
(Top Thru View)								

# Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4$	Bus Switch Enables
1A, 2A, 3A, 4A	Bus A
1B, 2B, 3B, 4B	Bus B

## **FBGA Pin Assignments**

### (40-Bit Routing)

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			2	3	4	5	6
	Α		-	NC	OE <sub>2</sub>	1B <sub>1</sub>	1B <sub>2</sub>
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	В		1A <sub>3</sub>	GND	OE <sub>1</sub>	1B <sub>3</sub>	1B <sub>4</sub>
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	С		1A <sub>5</sub>	GND	GND	1B <sub>5</sub>	1B <sub>6</sub>
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	D		'			· ·	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Е		1A <sub>9</sub>	V <sub>CC</sub>	V <sub>CC</sub>	1B <sub>9</sub>	1B <sub>10</sub>
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	F			V <sub>CC</sub>	V <sub>CC</sub>	2B <sub>1</sub>	2B <sub>2</sub>
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	G					2B <sub>3</sub>	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Н		2A <sub>5</sub>			2B <sub>5</sub>	2B <sub>6</sub>
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	J			2A <sub>9</sub>	2B <sub>9</sub>	2B <sub>7</sub>	2B <sub>8</sub>
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	K			GND	GND	3B <sub>10</sub>	2B <sub>10</sub>
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	L	3A <sub>9</sub>	3A <sub>8</sub>	GND	GND	3B <sub>8</sub>	3B <sub>9</sub>
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	М		3A <sub>6</sub>	GND	V <sub>CC</sub>	3B <sub>6</sub>	3B <sub>7</sub>
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ν			V <sub>CC</sub>	V <sub>CC</sub>	3B <sub>4</sub>	3B <sub>5</sub>
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Р	3A <sub>3</sub>	3A <sub>2</sub>		V <sub>CC</sub>	3B <sub>2</sub>	3B <sub>3</sub>
U 4A <sub>7</sub> 4A <sub>6</sub> GND 4B <sub>1</sub> 4B <sub>6</sub> 4B <sub>7</sub> V 4A <sub>5</sub> 4A <sub>4</sub> 4A <sub>1</sub> OE <sub>4</sub> 4B <sub>4</sub> 4B <sub>5</sub>	R					4B <sub>10</sub>	3B <sub>1</sub>
V 4A <sub>5</sub> 4A <sub>4</sub> 4A <sub>1</sub> OE <sub>4</sub> 4B <sub>4</sub> 4B <sub>5</sub>	Т	4A <sub>9</sub>		GND	GND	4B <sub>8</sub>	4B <sub>9</sub>
	U		4A <sub>6</sub>	GND	4B <sub>1</sub>	4B <sub>6</sub>	4B <sub>7</sub>
W 4A <sub>3</sub> 4A <sub>2</sub> OE <sub>3</sub> NC 4B <sub>2</sub> 4B <sub>3</sub>	۷			4A <sub>1</sub>	OE <sub>4</sub>		4B <sub>5</sub>
	W	4A <sub>3</sub>	4A <sub>2</sub>	OE <sub>3</sub>	NC	4B <sub>2</sub>	4B <sub>3</sub>

### **Truth Tables**

Inp	uts	Inputs/Outputs			
OE <sub>1</sub>	OE <sub>2</sub>	1A, 1B	2A, 2B		
L	L	1A = 1B	2A = 2B		
L	Н	1A = 1B	Z		
н	L	Z	2A = 2B		
н	н	Z	Z		
Inp	uts	Inputs/Outputs			
OE <sub>3</sub>	OE <sub>4</sub>	3A, 3B	4A, 4B		
L	L	3A = 3B	4A = 4B		
L	н	3A = 3B	Z		
н	L	Z	4A = 4B		
н	Н	Z	Z		

# FSTD32211

Connection Diagram							
	1	2	3	4	5	6	_
М Ц К Ј Н G F E D С В А	000000000000	000000000000000000000000000000000000000	3 0000000000000000000000000000000000000	00000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	
W V U T R P N I	0000000	0000000	0000000	0000000	0000000	00000	
	(Тор	o Tł	nru	Vie	ew)		

(48-Bit Routing)							
	1	2	3	4	5	6	
Α	1A <sub>2</sub>	1A <sub>1</sub>	NC	OE <sub>2</sub>	1B <sub>1</sub>	1B <sub>2</sub>	
В	1A <sub>4</sub>	1A <sub>3</sub>	1A <sub>7</sub>	OE <sub>1</sub>	1B <sub>3</sub>	1B <sub>4</sub>	
С	1A <sub>6</sub>	1A <sub>5</sub>	GND	1B <sub>7</sub>	1B <sub>5</sub>	1B <sub>6</sub>	
D	1A <sub>10</sub>	1A <sub>9</sub>	1A <sub>8</sub>	1B <sub>8</sub>	1B <sub>9</sub>	1B <sub>10</sub>	
Е	1A <sub>12</sub>	1A <sub>11</sub>	2A <sub>1</sub>	2B <sub>1</sub>	1B <sub>11</sub>	1B <sub>12</sub>	
F	2A <sub>4</sub>	2A <sub>3</sub>	2A <sub>2</sub>	2B <sub>2</sub>	2B <sub>3</sub>	2B <sub>4</sub>	
G	2A <sub>6</sub>	2A <sub>5</sub>	V <sub>CC</sub>	GND	2B <sub>5</sub>	2B <sub>6</sub>	
Н	2A <sub>8</sub>	2A <sub>7</sub>	GND	GND	2B <sub>7</sub>	2B <sub>8</sub>	
J	2A <sub>10</sub>	2A <sub>9</sub>	2A <sub>11</sub>	2B <sub>11</sub>	2B <sub>9</sub>	2B <sub>10</sub>	
К	2A <sub>12</sub>	3A <sub>12</sub>	GND	GND	3B <sub>12</sub>	2B <sub>12</sub>	
L	3A <sub>11</sub>	3A <sub>10</sub>	GND	GND	3B <sub>10</sub>	3B <sub>11</sub>	
М	3A <sub>9</sub>	3A <sub>8</sub>	GND	V <sub>CC</sub>	3B <sub>8</sub>	3B <sub>9</sub>	
Ν	3A <sub>7</sub>	3A <sub>6</sub>	3A <sub>2</sub>	3B <sub>2</sub>	3B <sub>6</sub>	3B <sub>7</sub>	
Р	3A <sub>5</sub>	3A <sub>4</sub>	3A <sub>1</sub>	3B <sub>1</sub>	3B <sub>4</sub>	3B <sub>5</sub>	
R	3A <sub>3</sub>	4A <sub>12</sub>	4A <sub>8</sub>	4B <sub>8</sub>	4B <sub>12</sub>	3B <sub>3</sub>	
Т	4A <sub>11</sub>	4A <sub>10</sub>	4A <sub>7</sub>	4B <sub>7</sub>	4B <sub>10</sub>	4B <sub>11</sub>	
U	4A <sub>9</sub>	4A <sub>6</sub>	GND	4B <sub>1</sub>	4B <sub>6</sub>	4B <sub>9</sub>	
v	4A <sub>5</sub>	4A <sub>4</sub>	4A <sub>1</sub>	OE <sub>4</sub>	4B <sub>4</sub>	4B <sub>5</sub>	
W	4A <sub>3</sub>	4A <sub>2</sub>	OE <sub>3</sub>	NC	4B <sub>2</sub>	4B <sub>3</sub>	

**FBGA Pin Assignments** 

# **Pin Descriptions**

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4$	Bus Switch Enables
1A, 2A, 3A, 4A	Bus A
1B, 2B, 3B, 4B	Bus B

## **Truth Tables**

Inp	uts	Inputs/Outputs		
OE <sub>1</sub>	OE <sub>2</sub>	1A, 1B	2A, 2B	
L	L	1A = 1B	2A = 2B	
L	Н	1A = 1B	Z	
н	L	Z	2A = 2B	
н	Н	Z	Z	
Inp	uts	Inputs/Outputs		
$\overline{OE}_3$	OE <sub>4</sub>	3A, 3B	4A, 4B	
L	L	3A = 3B	4A = 4B	
L	н	3A = 3B	Z	
н	L	Z	4A = 4B	
Н	Н	Z	Z	

### Absolute Maximum Ratings(Note 3)

Supply Voltage (V <sub>CC</sub> )	0.5V to +7.0V
DC Switch Voltage (V <sub>S</sub> ) (Note 4)	-0.5V to +7.0V
DC Input Control Pin Voltage ( $V_{IN}$ )(Note 5)	-0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ ) $V_{IN} < 0V$	–50 mA
DC Output (I <sub>OUT</sub> )	128 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	+/- 100 mA
Storage Temperature Range (T <sub>STG</sub> )	–65°C to +150 °C

# Recommended Operating Conditions (Note 6)

Power Supply Operating (V <sub>CC)</sub>	4.5V to 5.5V
Input Voltage (V <sub>IN</sub> )	0V to 5.5V
Output Voltage (V <sub>OUT</sub> )	0V to 5.5V
Input Rise and Fall Time (t <sub>r</sub> , t <sub>f</sub> )	
Switch Control Input	0 ns/V to 5 ns/V
Switch I/O	0 ns/V to DC

Free Air Operating Temperature (T\_A)  $-40\ ^\circ C$  to +85  $^\circ C$ 

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4:  $\mathsf{V}_S$  is the voltage observed/applied at either A or B Ports across the switch.

Note 5: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 6: Unused control inputs must be held HIGH or LOW. They may not float.

	Parameter	v <sub>cc</sub>	$T_A = -40 \ ^\circ C \ to \ +85 \ ^\circ C$				
Symbol		(V)	Min	Typ (Note 7)	Мах	Units	Conditions
VIK	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18 \text{ mA}$
VIH	HIGH Level Input Voltage	4.5 - 5.5	2.0			V	
VIL	LOW Level Input Voltage	4.5 - 5.5			0.8	V	
V <sub>OH</sub>	HIGH Level	4.5 - 5.5	ę	See Figure 3	3	V	
II.	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	$V_{IN} = 5.5V$
I <sub>OZ</sub>	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, B \le V_{CC}$
R <sub>ON</sub>	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 64 \text{ mA}$
	(Note 8)	4.5		4	7	Ω	$V_{IN} = 0V$ , $I_{IN} = 30$ mA
		4.5		35	50	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
I <sub>CC</sub>	Quiescent Supply Current				1.5	mA	$OE_1 = OE_2 = GND$
		5.5			1.5	IIIA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
		5.5			10		$OE_1 = OE_2 = V_{CC}$
					10	μA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	One Input at 3.4V
							Other Inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND

## **DC Electrical Characteristics**

Note 7: Typical values are at  $V_{CC}$  = 5.0V and  $T_A{=}\,{+}25^\circ C$ 

Note 8: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

### **AC Electrical Characteristics**

С С	
Ë	
D C C	
Ň	
13	
_	


Symbol	Parameter .	$T_{A} = -40 \text{ °C to } +85 \text{ °C},$ $C_{L} = 50 \text{pF}, \text{RU} = \text{RD} = 500 \Omega$ $V_{CC} = 4.5 - 5.5 \text{V}$		Units	Conditions	Figure Number
		Min	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus (Note 9)		0.25	ns	V <sub>I</sub> = OPEN	Figures 1, 2
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.5	10.0	ns	$V_I = 7V$ for $t_{PZL}$ $V_I = OPEN$ for $t_{PZH}$	Figures 1, 2
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.5	9.0	ns	$V_I = 7V$ for $t_{PLZ}$ $V_I = OPEN$ for $t_{PHZ}$	Figures 1, 2

Note 9: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

### Capacitance (Note 10)

Symbol	Parameter	Тур	Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	3		pF	$V_{CC} = 5.0V$
C <sub>I/O</sub>	Input/Output Capacitance	6		pF	$V_{CC}, \overline{OE} = 5.0V$
Note 10: T <sub>A</sub> = +25	°C, f = 1 MHz, Capacitance is characterized b	out not tested.			•

### AC Loading and Waveforms



Note: Input driven by  $50\Omega$  source terminated in  $50\Omega$ Note: C<sub>L</sub> includes load and stray capacitance

Note: Input PRR = 1.0 MHz,  $t_W = 500$  ns

#### FIGURE 1. AC Test Circuit

