

## FEATURES

- Provides Bidirectional Voltage Translation With No Direction Control Required
- Allows Voltage Level Translation From 1 V up to 5 V
- Provides Direct Interface With GTL, GTL+, LVTTL/TTL, and 5-V CMOS Levels
- Low On-State Resistance Between Input and Output Pins (Sn/Dn)
- Supports Hot Insertion
- No Power Supply Required – Will Not Latch Up
- 5-V-Tolerant Inputs
- Low Standby Current
- Flow-Through Pinout for Ease of Printed Circuit Board Trace Routing
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-4)
  - 1000-V Charged-Device Model (C101)

**PW PACKAGE  
(TOP VIEW)**

GND	1	24	G <sub>REF</sub>
S <sub>REF</sub>	2	23	D <sub>REF</sub>
S1	3	22	D1
S2	4	21	D2
S3	5	20	D3
S4	6	19	D4
S5	7	18	D5
S6	8	17	D6
S7	9	16	D7
S8	10	15	D8
S9	11	14	D9
S10	12	13	D10

## APPLICATIONS

- Bidirectional or Unidirectional Applications Requiring Voltage-Level Translation From Any Voltage (1 V to 5 V) to Any Voltage (1 V to 5 V)
- Low Voltage Processor I<sup>2</sup>C Port Translation to 3.3-V and/or 5-V I<sup>2</sup>C Bus Signal Levels
- GTL/GTL+ Translation to LVTTL/TTL Signal Levels

## DESCRIPTION/ORDERING INFORMATION

The GTL2010 provides ten NMOS pass transistors (S<sub>n</sub> and D<sub>n</sub>) with a common gate (G<sub>REF</sub>) and a reference transistor (S<sub>REF</sub> and D<sub>REF</sub>). The low ON-state resistance of the switch allows connections to be made with minimal propagation delay. With no direction control pin required, the device allows bidirectional voltage translations any voltage (1 V to 5 V) to any voltage (1 V to 5 V).

When the S<sub>n</sub> or D<sub>n</sub> port is LOW, the clamp is in the ON state and a low-resistance connection exists between the S<sub>n</sub> and D<sub>n</sub> ports. Assuming the higher voltage is on the D<sub>n</sub> port, when the D<sub>n</sub> port is HIGH, the voltage on the S<sub>n</sub> port is limited to the voltage set by the reference transistor (S<sub>REF</sub>). When the S<sub>n</sub> port is HIGH, the D<sub>n</sub> port is pulled to V<sub>CC</sub> by the pullup resistors.

## DESCRIPTION/ORDERING INFORMATION (CONTINUED)

All transistors in the GTL2010 have the same electrical characteristics, and there is minimal deviation from one output to another in voltage or propagation delay. This offers superior matching over discrete transistor voltage-translation solutions where the fabrication of the transistors is not symmetrical. With all transistors being identical, the reference transistor ( $S_{REF}/D_{REF}$ ) can be located on any of the other ten matched Sn/Dn transistors, allowing for easier board layout. The translator transistors with integrated ESD circuitry provides excellent ESD protection.

### ORDERING INFORMATION

<b>T<sub>A</sub></b>	<b>PACKAGE<sup>(1)</sup></b>		<b>ORDERABLE PART NUMBER</b>	<b>TOP-SIDE MARKING</b>
-40°C to 85°C	TSSOP – PW	Tape and reel	SN74GTL2010PWR	GK2010

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

### PIN DESCRIPTION

<b>PIN NO.</b>	<b>NAME</b>	<b>DESCRIPTION</b>
1	GND	Ground (0 V)
2	$S_{REF}$	Source of reference transistor
3–12	Sn	Ports S1–10
13–22	Dn	Ports D10–D1
23	$D_{REF}$	Drain of reference transistor
24	$G_{REF}$	Gate of reference transistor

**FUNCTION TABLES<sup>(1)</sup>**
**HIGH-to-LOW Translation (Assuming Dn is at the Higher Voltage Level)**

<b>G<sub>REF</sub><sup>(2)</sup></b>	<b>D<sub>REF</sub></b>	<b>S<sub>REF</sub></b>	<b>INPUTS D10–D1</b>	<b>OUTPUTS S10–S1</b>	<b>TRANSISTOR</b>
H	H	0 V	X	X	Off
H	H	V <sub>TT</sub> <sup>(3)</sup>	H	V <sub>TT</sub> <sup>(4)</sup>	On
H	H	V <sub>TT</sub>	L	L <sup>(5)</sup>	On
L	L	0 – V <sub>TT</sub>	X	X	Off

(1) H = HIGH voltage level, L = LOW voltage level, X = don't care

(2) G<sub>REF</sub> should be at least 1.5 V higher than S<sub>REF</sub> for best translator operation.

(3) V<sub>TT</sub> is equal to the S<sub>REF</sub> voltage.

(4) S<sub>n</sub> is not pulled up or pulled down.

(5) S<sub>n</sub> follows the D<sub>n</sub> input LOW.

**LOW-to-HIGH Translation (Assuming Dn is at the Higher Voltage Level)<sup>(1)</sup>**

<b>G<sub>REF</sub><sup>(2)</sup></b>	<b>D<sub>REF</sub></b>	<b>S<sub>REF</sub></b>	<b>INPUTS D10–D1</b>	<b>OUTPUTS S10–S1</b>	<b>TRANSISTOR</b>
H	H	0 V	X	X	Off
H	H	V <sub>TT</sub> <sup>(3)</sup>	V <sub>TT</sub>	H <sup>(4)</sup>	Nearly off
H	H	V <sub>TT</sub>	L	L <sup>(5)</sup>	On
L	L	0 – V <sub>TT</sub>	X	X	Off


(1) H = HIGH voltage level, L = LOW voltage level, X = don't care

(2) G<sub>REF</sub> should be at least 1.5 V higher than S<sub>REF</sub> for best translator operation.

(3) V<sub>TT</sub> is equal to the S<sub>REF</sub> voltage.

(4) D<sub>n</sub> is pulled up to V<sub>CC</sub> through an external resistor.

(5) D<sub>n</sub> follows the S<sub>n</sub> input LOW.

**CLAMP SCHEMATIC**


SA00647

# GTL2010

## 10-BIT BIDIRECTIONAL LOW-VOLTAGE TRANSLATOR

SCDS221 – SEPTEMBER 2006



### Absolute Maximum Ratings<sup>(1)(2)(3)</sup>

			MIN	MAX	UNIT
$V_{SREF}$	DC source reference voltage		-0.5	7	V
$V_{DREF}$	DC drain reference voltage		-0.5	7	V
$V_{GREF}$	DC gate reference voltage		-0.5	7	V
$V_{S_n}$	DC voltage port $S_n$		-0.5	7	V
$V_{D_n}$	DC voltage port $D_n$		-0.5	7	V
$I_{REFK}$	DC diode current on reference pins	$V_I < 0$ V		-50	mA
$I_{SK}$	DC diode current port $S_n$	$V_I < 0$ V		-50	mA
$I_{DK}$	DC diode current port $D_n$	$V_I < 0$ V		-50	mA
$I_{MAX}$	DC clamp current per channel	Channel in ON state		$\pm 128$	mA
$\theta_{JA}$	Package thermal impedance			88	°C/W
$T_{stg}$	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures that are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- (3) The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

### Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{I/O}$	Input/output voltage ( $S_n, D_n$ )	0	5.5	V
$V_{SREF}$	DC source reference voltage <sup>(1)</sup>	0	5.5	V
$V_{DREF}$	DC drain reference voltage	0	5.5	V
$V_{GREF}$	DC gate reference voltage	0	5.5	V
$I_{PASS}$	Pass transistor current		64	mA
$T_{amb}$	Operating ambient temperature range (in free air)	-40	85	°C

- (1)  $V_{SREF} = V_{DREF} - 1.5$  V for best results in level-shifting applications.

## Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{OL}$	$V_{DD} = 3 \text{ V}$ , $V_{SREF} = 1.365 \text{ V}$ , $V_{Sn}$ or $V_{Dn} = 0.175 \text{ V}$ , $I_{clamp} = 15.2 \text{ mA}$		260	350	mV
$V_{IK}$	$I_I = -18 \text{ mA}$ , $V_{GREF} = 0 \text{ V}$			-1.2	V
$I_{IH}$	$V_I = 5 \text{ V}$ , $V_{GREF} = 0 \text{ V}$			5	$\mu\text{A}$
$C_{I(GREF)}$	$V_I = 3 \text{ V}$ or $0 \text{ V}$		56		pF
$C_{IO(OFF)}$	$V_O = 3 \text{ V}$ or $0 \text{ V}$ , $V_{GREF} = 0 \text{ V}$		7.4		pF
$C_{IO(ON)}$	$V_O = 3 \text{ V}$ or $0 \text{ V}$ , $V_{GREF} = 3 \text{ V}$		18.6		pF
$r_{on}^{(2)}$ ON-state resistance	$V_I = 0 \text{ V}$	$V_{GREF} = 4.5 \text{ V}$	$I_O = 64 \text{ mA}$	3.5	5
		$V_{GREF} = 3 \text{ V}$		4.4	7
		$V_{GREF} = 2.3 \text{ V}$		5.5	9
		$V_{GREF} = 1.5 \text{ V}$		67	105
		$V_{GREF} = 1.5 \text{ V}$ , $I_O = 30 \text{ mA}$		9	15
	$V_I = 2.4 \text{ V}$	$V_{GREF} = 4.5 \text{ V}$	$I_O = 15 \text{ mA}$	7	10
		$V_{GREF} = 3 \text{ V}$		58	80
		$V_I = 1.7 \text{ V}$		50	70

(1) All typical values are measured at  $T_{amb} = 25^\circ\text{C}$ .

(2) Measured by the voltage drop between the  $Sn$  and the  $Dn$  terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two ( $Sn$  or  $Dn$ ) terminals.

# GTL2010

## 10-BIT BIDIRECTIONAL LOW-VOLTAGE TRANSLATOR

SCDS221 – SEPTEMBER 2006

 **TEXAS  
INSTRUMENTS**  
www.ti.com

### AC Characteristics for Translator-Type Applications<sup>(1)</sup>

$V_{REF} = 1.365 \text{ V to } 1.635 \text{ V}$ ,  $V_{DD1} = 3 \text{ V to } 3.6 \text{ V}$ ,  $V_{DD2} = 2.36 \text{ V to } 2.64 \text{ V}$ ,  $\text{GND} = 0 \text{ V}$ ,  $t_r = t_f \leq 3 \text{ ns}$ ,  $T_{amb} = -40^\circ\text{C} \text{ to } 85^\circ\text{C}$   
(see Figure 5)

PARAMETER		MIN	TYP <sup>(2)</sup>	MAX	UNIT
$t_{PLH}^{(3)}$	Propagation delay (Sn to Dn, Dn to Sn)	0.5	1.5	5.5	ns

(1)  $C_{ON(max)}$  of 30 pF and a  $C_{OFF(max)}$  of 15 pF is specified by design.

(2) All typical values are measured at  $V_{DD1} = 3.3 \text{ V}$ ,  $V_{DD2} = 2.5 \text{ V}$ ,  $V_{REF} = 1.5 \text{ V}$  and  $T_{amb} = 25^\circ\text{C}$ .

(3) Propagation delay specified by characterization.




Figure 1. Input (Sn) to Output (Dn) Propagation Delays





Figure 2. Load Circuit

### AC Characteristics for CBT-Type Applications


GND = 0 V,  $t_R$ ,  $C_L$  = 50 pF,  $G_{REF}$  = 5 V  $\pm$  0.5 V,  $T_{amb}$  =  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

PARAMETER		MIN	MAX	UNIT
$t_{pd}$	Propagation delay <sup>(1)</sup>		250	ps

(1) This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).



**Figure 3. Input (Sn) to Output (Dn) Propagation Delays**



TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open

$C_L$  = Load capacitance, includes jig and probe capacitance  
(see AC Characteristics for value).

**Figure 4. Load Circuit**

---

## APPLICATION INFORMATION

### Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the  $G_{REF}$  input must be connected to  $D_{REF}$  and both pins pulled to HIGH-side  $V_{CC}$  through a pullup resistor (typically 200 k $\Omega$ ). A filter capacitor on  $D_{REF}$  is recommended. The processor output can be totem pole or open drain (pullup resistors) and the chipset output can be totem pole or open drain (pullup resistors are required to pull the  $D_n$  outputs to  $V_{CC}$ ). However, if either output is totem pole, data must be unidirectional or the outputs must be 3-statable, and the outputs must be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open drain, no direction control is needed. The opposite side of the reference transistor ( $S_{REF}$ ) is connected to the processor core power-supply voltage. When  $D_{REF}$  is connected through a 200-k $\Omega$  resistor to a 3.3-V to 5.5-V  $V_{CC}$  supply and  $S_{REF}$  is set between 1 V to  $V_{CC}$  1.5 V, the output of each  $S_n$  has a maximum output voltage equal to  $S_{REF}$ , and the output of each  $D_n$  has a maximum output voltage equal to  $V_{CC}$ .

APPLICATION INFORMATION (continued)





Figure 5. Bidirectional Translation to Multiple Higher Voltage Levels (Such as an I<sup>2</sup>C or SMBus Applications)

**APPLICATION INFORMATION (continued)**

**Unidirectional Down Translation**


For unidirectional clamping (higher voltage to lower voltage), the  $G_{REF}$  input must be connected to  $D_{REF}$  and both pins pulled to the higher-side  $V_{CC}$  through a pullup resistor (typically  $200\text{ k}\Omega$ ). A filter capacitor on  $D_{REF}$  is recommended. Pullup resistors are required if the chipset I/Os are open drain. The opposite side of the reference transistor ( $S_{REF}$ ) is connected to the processor core power-supply voltage. When  $D_{REF}$  is connected through a  $200\text{-k}\Omega$  resistor to a  $3.3\text{-V}$  to  $5.5\text{-V}$   $V_{CC}$  supply and  $S_{REF}$  is set between  $1\text{ V}$  to  $V_{CC} - 1.5\text{ V}$ , the output of each  $S_n$  has a maximum output voltage equal to  $S_{REF}$ .



**Figure 6. Unidirectional Down Translation to Protect Low-Voltage Processor Pins**

**APPLICATION INFORMATION (continued)**
**Unidirectional Up Translation**

For unidirectional up translation (lower voltage to higher voltage), the reference transistor is connected the same as for a down translation. A pullup resistor is required on the higher voltage side ( $D_n$  or  $S_n$ ) to get the full HIGH level, since the GTL device only passes the reference source ( $S_{REF}$ ) voltage as a HIGH when doing an up translation. The driver on the lower voltage side only needs pullup resistors if it is open drain.



**Figure 7. Unidirectional Up Translation to Higher-Voltage Chipsets**

**APPLICATION INFORMATION (continued)**

**Sizing Pullup Resistor**

The pullup resistor value should limit the current through the pass transistor when it is in the on state to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the on state. To set the current through each pass transistor at 15 mA, the pullup resistor value is calculated as:

$$\text{Resistor value } (\Omega) = \frac{\text{Pullup voltage (V)} - 0.35 \text{ V}}{0.015 \text{ A}}$$

Table 1 shows resistor values for various reference voltages and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column, or a larger value, should be used to ensure that the pass voltage of the transistor would be 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the GTL device at 0.175 V, although the 15 mA only applies to current flowing through the GTL2010.

**Table 1. Pullup Resistor Values<sup>(1)(2)(3)</sup>**

VOLTAGE	PULLUP RESISTOR VALUE ( $\Omega$ )					
	15 mA		10 mA		3 mA	
	NOMINAL	+10%	NOMINAL	+10%	NOMINAL	+10%
5.0 V	310	341	465	512	1550	1705
3.3 V	197	217	295	325	983	1082
2.5 V	143	158	215	237	717	788
1.8 V	97	106	145	160	483	532
1.5 V	77	85	115	127	383	422
1.2 V	57	63	85	94	283	312

(1) Calculated for  $V_{OL} = 0.35 \text{ V}$

(2) Assumes output driver  $V_{OL} = 0.175 \text{ V}$  at stated current

(3) +10% to compensate for  $V_{DD}$  range and resistor tolerance

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74GTL2010PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTL2010PWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTL2010PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTL2010PWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# MECHANICAL DATA

MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999

PW (R-PDSO-G\*\*)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265