GENNUM

GS1524A HD-LINX[®]II Adaptive Cable Equalizer

GS1524A Data Sheet

Features

- SMPTE 292M, SMPTE 344M and SMPTE 259M compliant
- Automatic cable equalization
- Multi-standard operation from 143Mb/s to 1.485Gb/s
- Supports DVB-ASI at 270Mb/s
- Pb-free and RoHS Compliant
- Pin compatible with the GS9064 Cable Equalizer
- Manual bypass (useful for low data rates with slow rise/fall times)
- Performance optimized for 270Mb/s and 1.485Gb/s
- Typical maximum equalized length of Belden 1694A cable: 140m at 1.485Gb/s, 350m at 270Mb/s
- 50Ω differential output (with internal 50Ω pull-ups)
- Manual output mute or programmable mute based on max cable length adjust
- Cable length indicator for SMPTE 259M inputs
- Single 3.3V power supply operation
- Operating temperature range: 0°C to +70°C

Applications

 SMPTE 292M, SMPTE 344M and SMPTE 259M Coaxial Cable Serial Digital Interfaces.

Description

The GS1524A is a second-generation high-speed bipolar integrated circuit designed to equalize and restore signals received over 75Ω co-axial cable.

The GS1524A is designed to support SMPTE 292M, SMPTE 344M and SMPTE 259M, and is optimized for performance at 270Mb/s and 1.485Gb/s.

The GS1524A features DC restoration to compensate for the DC content of SMPTE pathological test patterns. The device also incorporates a Cable Length Indicator (CLI) that provides an indication of the amount of cable being equalized for data rates up to 360Mb/s.


A voltage programmable mute threshold (MCLADJ) is included to allow muting of the GS1524A output when an approximate selected cable length is reached for SMPTE 259M signals. This feature allows the GS1524A to distinguish between low amplitude SD-SDI signals and noise at the input of the device.

The bidirectional $\overline{\text{CD}}/\text{MUTE}$ pin indicates the presence of a valid signal at the input of the GS1524A in addition to functioning as a mute control input. The outputs of the GS1524A will be forced to a mute state when an invalid input reference signal is applied to the input of the device or the application layer sets the $\overline{\text{CD}}/\text{MUTE}$ pin HIGH. If the application layer forces $\overline{\text{CD}}/\text{MUTE}$ LOW, the serial digital output of the device will always be active.

Power consumption is typically 265mW using a 3.3V power supply.

The GS1524A is Pb-free, and the encapsulation compound does not contain halogenated flame retardant (RoHS Compliant).





GS1524A Functional Block Diagram

Contents

reatures1	
Applications1	
Description1	
1. Pin Out	
1.1 GS1524A Pin Assignment3	
1.2 GS1524A Pin Descriptions4	
2. Electrical Characteristics	ì
2.1 Absolute Maximum Ratings5	,
2.2 DC Electrical Characteristics5	
2.3 AC Electrical Characteristics6	
2.4 Solder Reflow Profiles7	
3. Input / Output Circuits	1
4. Detailed Description11	
4.1 Serial Digital Inputs11	
4.2 Cable Equalization11	
4.3 Programmable Mute Output and Cable Length Indicator12	
4.4 Mute and Carrier Detect13	
5. Application Information	
5.1 PCB Layout14	
5.2 Typical Application Circuits14	
6. Package & Ordering Information	
6.1 Package Dimensions15	
6.2 Packaging Data15	
6.3 Ordering Information15	
7. Revision History	i

1. Pin Out

1.1 GS1524A Pin Assignment




Figure 1-1: 16-Pin SOIC

GENNUM 28852 - 1 May 2005 3 of 16



1.2 GS1524A Pin Descriptions

Table 1-1: GS1524A Pin Descriptions

Pin Number	Name	Timing	Туре	Description
1	CLI	Analog	Output	Cable Length Indicator. An analog voltage will be output proportional to the cable length
				connected to the serial digital input. NOTE: CLI is recommended for data rates up the 360Mb/s only.
2, 15	V _{CC}	Analog	Power	Most positive power supply connection. Connect to +3.3V DC.
3, 6, 11, 14	V_{EE}	Analog	Power	Most negative power supply connection. Connect to GND.
4, 5	SDI, SDI	Analog	Input	Serial digital differential input.
7, 8	AGC+, AGC-	Analog	-	External AGC capacitor. Connect pin 7 and pin 8 together through a 1uF capacitor.
9	BYPASS	Not Synchronous	Input	Forces the Equalizing and DC RESTORE stages into bypass mode when HIGH. No equalization occurs in this mode.
10	MCLADJ	Analog	Input	Maximum cable length adjust. Adjusts the approximate maximum amount of cable to be equalized (from 0m to the maximum cable length). The output is muted (latched to the last state) when the maximum cable length is achieved. NOTE: MCLADJ is only recommended for data rates up to 360Mb/s.
12, 13	SDO, SDO	Analog	Output	Equalized serial digital differential output.
16	CD/MUTE	Not Synchronous	Bidirectional	STATUS SIGNAL OUTPUT / CONTROL SIGNAL INPUT levels are LVCMOS/LVTTL compatible. OUTPUT (CD): Indicates the presence of a valid input signal. When the CD pin is LOW, a valid input signal has been detected. When this pin is HIGH, the input signal is invalid. If CD is set HIGH, the serial digital output of the device will be forced to a steady state (latched to the last state). NOTE: This pin will indicate loss of carrier for data rates > 19Mb/s. INPUT (MUTE): When the MUTE pin is set HIGH by the application interface, the serial digital output of the device will be forced to a steady state (latched to the last state). When the MUTE pin is set LOW, the serial digital output of the device will be active.

GENNUM 28852 - 1 May 2005 4 of 16

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Parameter	Value
Supply Voltage	-0.5V to +3.6 V _{DC}
Input ESD Voltage	2kV
Storage Temperature Range	-50°C < T _s < 125°C
Input Voltage Range (any input)	-0.3 to (V _{CC} +0.3)V
Operating Temperature Range	0°C to 70°C
Solder Reflow Temperature	260°C

2.2 DC Electrical Characteristics

Table 2-1: DC Electrical Characteristics

 V_{DD} = 3.3V, T_A = 0°C to 70°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Supply Voltage	V _{CC}	_	3.135	3.3	3.465	V	±5%
Power Consumption	P_{D}	T _A = 25°C	_	265	-	mW	-
Supply Current	Is	T _A = 25°C	_	80	-	mA	-
Output Common Mode Voltage	V _{CMOUT}	T _A = 25°C	_	V _{CC} - ΔV _{SDO} /2	-	V	-
Input Common Mode Voltage	V _{CMIN}	T _A = 25°C	_	1.75	-	V	-
CLI DC Voltage (0m)	_	T _A = 25°C	_	2.5	-	V	-
CLI DC Voltage (no signal)	_	T _A = 25°C	_	1.9	-	V	-
MCLADJ DC Voltage (to mute signal)	-	0m, T _A = 25°C	-	1.3	_	V	_
MCLADJ Range	_	T _A = 25°C	_	0.69	_	V	-
CD/MUTE Output Voltage	V _{CD/MUTE(OH)}	Carrier not present	2.4	-	_	V	-
	V _{CD} /MUTE(OL)	Carrier present	-	-	0.4	V	-

GENNUM 28852 - 1 May 2005 5 of 16



Table 2-1: DC Electrical Characteristics

 V_{DD} = 3.3V, T_A = 0°C to 70°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
CD/MUTE Input Voltage Required to Force Outputs to Mute	V _{CD/MUTE}	Mute	2.0	-	-	V	-
CD/MUTE Input Voltage Required to Force Outputs Active	V _{CD/MUTE}	Activate	-	-	0.8	V	-

2.3 AC Electrical Characteristics

 V_{DD} = 3.3V, T_A = 0°C to 70°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Serial input data rate	DR _{SDO}	GS1524A	143	_	1485	Mb/s	_
Input Voltage Swing	ΔV_{SDI}	T _A =25°C, at transmitter	720	800	950	mV _{p-p}	_
Output Voltage Swing	ΔV_{SDO}	50Ω load, T _A =25°C, differential	_	750	-	mV _{p-p}	_
Output Jitter	-	270Mb/s, Belden 1694A, 350m equalized cable	_	0.2	-	UI	1
	-	270Mb/s, Belden 8281, 280m equalized cable	-	0.2	-	UI	1
	_	1.485Gb/s, Belden 1694A, 140m equalized cable	-	0.25	-	UI	1
	_	1.485Gb/s, Belden 8281, 100m equalized cable	_	0.25	-	UI	1
Output Rise/Fall time	-	20% - 80%	_	80	220	ps	_
Mismatch in rise/fall time	-	-	_	_	30	ps	_
Duty cycle distortion	-	_	-	_	30	ps	_
Overshoot	_	_	_	_	10	%	_
Input Return Loss	_	_	15	_	_	dB	2
Input Resistance	-	single ended	_	1.64	-	kΩ	_
Input Capacitance	-	single ended	-	1	-	pF	-
Output Resistance	-	single ended	_	50	-	Ω	_

NOTES:

- 1. Equalizer Pathological.
- 2. Tested on CB1524 board from 5MHz to 2GHz.

GENNUM 28852 - 1 May 2005 6 of 16

2.4 Solder Reflow Profiles

The device is manufactured with Matte-Sn terminations and is compatible with both standard eutectic and Pb-free solder reflow profiles. MSL qualification was performed using the maximum Pb-free reflow profile shown in Figure 2-1. The recommended standard Pb reflow profile is shown in Figure 2-2.




Figure 2-1: Maximum Pb-free Solder Reflow Profile (Preferred)




Figure 2-2: Standard Pb Solder Reflow Profile (Pb-free package)

GENNUM 28852 - 1 May 2005 7 of 16




Figure 2-3: Test Circuit

3. Input / Output Circuits




Figure 3-1: Input Equivalent Circuit




Figure 3-2: MCLADJ Equivalent Circuit




Figure 3-3: Output Circuit

GENNUM 28852 - 1 May 2005 9 of 16




Figure 3-4: CLI Output Circuit




Figure 3-5: CD/MUTE Circuit




Figure 3-6: Bypass Circuit

GENNUM 28852 - 1 May 2005 10 of 16

4. Detailed Description

The GS1524A is a high speed bipolar IC designed to equalize serial digital signals.

The GS1524A can equalize both HD and SD serial digital signals, and will typically equalize greater than 140m of Belden 1694A cable at 1.485Gb/s and 350m at 270Mb/s.

The GS1524A/ is powered from a single +3.3V power supply and consumes approximately 265mW of power.

4.1 Serial Digital Inputs

The serial data signal may be connected to the input pins (SDI/SDI) in either a differential or single ended configuration. AC coupling of the inputs is recommended, as the SDI and SDI inputs are internally biased at approximately 1.8V.

4.2 Cable Equalization

The input signal passes through a variable gain equalizing stage whose frequency response closely matches the inverse of the cable loss characteristic. In addition, the variation of the frequency response with control voltage imitates the variation of the inverse cable loss characteristic with cable length.

The edge energy of the equalized signal is monitored by a detector circuit which produces an error signal corresponding to the difference between the desired edge energy and the actual edge energy. This error signal is integrated by both an internal and an external AGC filter capacitor providing a steady control voltage for the gain stage. As the frequency response of the gain stage is automatically varied by the application of negative feedback, the edge energy of the equalized signal is kept at a constant level which is representative of the original edge energy at the transmitter. The equalized signal is also DC restored, effectively restoring the logic threshold of the equalized signal to its correct level independent of shifts due to AC coupling. The digital output signals have a nominal voltage of 750mV_{pp} differential, or 375mV_{pp} single ended when terminated with 50 Ω as shown in Figure 4-1.

GENNUM 28852 - 1 May 2005 11 of 16




Figure 4-1: Typical Output Voltage Levels

4.3 Programmable Mute Output and Cable Length Indicator

For SMPTE 259M inputs, the GS1524A incorporates a programmable threshold output mute (MCLADJ) and an analog cable length indicator (CLI).

MCLADJ

In applications where there are multiple input channels using the GS1524A, it is advantageous to have a programmable mute output to avoid signal crosstalk.

The output of the GS1524A can be muted when the input signal decreases below a certain input level. This threshold is determined using the input voltage applied to the MCLADJ pin. The MCLADJ pin may be left unconnected for applications where output muting is not required.

This feature has been designed for use in applications such as routers where signal crosstalk and circuit noise cause the equalizer to output erroneous data when no input signal is present. The use of a Carrier Detect function with a fixed internal reference does not solve this problem since the signal to noise ratio on the circuit board could be significantly less than the default signal detection level set by the on chip reference.

NOTE: MCLADJ is only recommended for data rates up to 360Mb/s.

CLI

The output voltage of the CLI pin is an approximation of the amount of cable present at the GS1524A input. With 0m of cable, 800mV input signal levels, and a data rate of 270Mb/s, the CLI output voltage is approximately 2.5V. As the cable length increases, the CLI voltage decreases providing an approximate correlation between the CLI voltage and cable length.

NOTE: CLI is only recommended for data rates up to 360Mb/s.

4.4 Mute and Carrier Detect

In addition to the programmable mute output and cable length indicator, the GS1524A includes a multi-function $\overline{\text{CD}}/\text{MUTE}$ bidirectional pin that provides the following functions:

INPUT (MUTE)

Applying a HIGH INPUT to the CD/MUTE pin forces the GS1524A outputs to a muted condition. The minimum voltage required to force the outputs to a muted condition is listed in the DC electrical characteristics table. In this condition the outputs will be latched to the last logic level present at the output to avoid signal crosstalk.

Applying a LOW INPUT to the $\overline{\text{CD}}/\text{MUTE}$ pin will force the GS1524A outputs to remain active regardless of the length of input cable and the voltage applied to the MCLADJ pin. See the DC electrical characteristics table for voltage levels.

OUTPUT (CD)

When used as an OUTPUT, the $\overline{\text{CD}}/\text{MUTE}$ pin will indicate the presence of a valid input signal. When $\overline{\text{CD}}/\text{MUTE}$ is LOW, a valid input signal has been detected at the input of the device. When $\overline{\text{CD}}/\text{MUTE}$ is HIGH, the input signal is invalid. This pin will indicate loss of carrier for data rates greater than 19Mb/s.

NOTE: The CD/MUTE pin is not functional in BYPASS mode.

GENNUM 28852 - 1 May 2005 13 of 16


5. Application Information

5.1 PCB Layout

Special attention must be paid to component layout when designing serial digital interfaces for HDTV. An FR-4 dielectric can be used, however, controlled impedance transmission lines are required for PCB traces longer than approximately 1cm. Note the following PCB artwork features used to optimize performance:

- PCB trace width for HD rate signals is closely matched to SMT component width to minimize reflections due to change in trace impedance.
- The PCB ground plane is removed under the GS1524A input components to minimize parasitic capacitance.
- The PCB ground plane is removed under the GS1524A output components to minimize parasitic capacitance.
- · High speed traces are curved to minimize impedance changes.

5.2 Typical Application Circuits




NOTE: All resistors in Ohms, capacitors in Farads, and inductors in Henrys, unless otherwise noted.

Figure 5-1: GS1524A Typical Application Circuit


GENNUM 28852 - 1 May 2005 14 of 16

6. Package & Ordering Information

6.1 Package Dimensions



CONTROLLING DIMENSION: MM							
Symbol	MILLIMETER			INCH			
Syrribor	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	1.35	1.63	1.75	0.053	0.064	0.069	
A1	0.10	0.15	0.25	0.004	0.006	0.010	
A2	1.30	1.40	1.50	0.051	0.055	0.059	
b	0.33	0.41	0.51	0.013	0.016	0.020	
С	0.19		0.25	0.007		0.010	
D	9.80	9.91	10.01	0.386	0.390	0.394	
E	3.80	3.90	4.00	0.150	0.154	0.157	
е		1.27			0.50		
Н	5.80	6.00	6.20	0.228	0.236	0.244	
L	0.40	0.64	1.27	0.016	0.025	0.050	
L1		1.07			0.042		
Υ			0.10			0.004	
O	0°		8°	0°		8°	



6.2 Packaging Data

Parameter	Value
Package Type	SOIC 16L
Package Drawing Reference	JEDEC MS012
Moisture Sensitivity Level	2
Junction to Air Thermal Resistance, θ_{j-a} (at zero airflow)	94.1°C/W
Pb-free and RoHS Compliant	Yes

6.3 Ordering Information

	Part Number	Package	Temperature Range	
GS1524A	GS1524ACKDE3	Pb-free 16-Pin SOIC	0°C to 70°C	

GENNUM 28852 - 1 May 2005 15 of 16

7. Revision History

Version	ECR	Date	Changes and/or Modifications
А	131284	March 2004	New document.
0	135247	December 2004	Changed to Preliminary Data Sheet. Removed references to GS9064A. Updated AC, DC and Absolute Maximum Ratings tables. Added solder reflow profiles. Added Packaging Data information. Corrected minor typing errors.
1	136832	May 2005	Updated document status to Data Sheet. Updated all 'Green' references to say 'RoHS Compliant'. Clarified naming of solder reflow profiles and re-ordered profiles to show preference for Pb-free profile. Removed 'Proprietary and Confidential' footer. Corrected minor typing errors.

CAUTION

ELECTROSTATIC SENSITIVE DEVICES
DO NOT OPEN PACKAGES OR HANDLE
EXCEPT AT A STATIC-FREE WORKSTATION



DOCUMENT IDENTIFICATION

DATA SHEET

The product is in production. Gennum reserves the right to make changes to the product at any time without notice to improve reliability, function or design, in order to provide the best product possible.

GENNUM CORPORATION

Mailing Address: P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3 Shipping Address: 970 Fraser Drive, Burlington, Ontario, Canada L7L 5P5 Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946

GENNUM JAPAN CORPORATION

Shinjuku Green Tower Building 27F, 6-14-1, Nishi Shinjuku, Shinjuku-ku, Tokyo, 160-0023 Japan Tel. +81 (03) 3349-5501, Fax. +81 (03) 3349-5505

GENNUM UK LIMITED

25 Long Garden Walk, Farnham, Surrey, England GU9 7HX Tel. +44 (0)1252 747 000 Fax +44 (0)1252 726 523

Gennum Corporation assumes no liability for any errors or omissions in this document, or for the use of the circuits or devices described herein. The sale of the circuit or device described herein does not imply any patent license, and Gennum makes no representation that the circuit or device is free from patent infringement.

GENNUM and the G logo are registered trademarks of Gennum Corporation.

© Copyright 2004 Gennum Corporation. All rights reserved. Printed in Canada. www.gennum.com